a)
32 = 25
As we need to select between 32 different memory chips we need 5 bits to do so.
b)
As 4 GB = 232 bytes, we need 32 bits for a byte addressable memory,
c)
Size of a memory word = 16 bits = 2 bytes
Size of a single ram chip = 1 MB
Note that 1M x 8 means an array of bits with 1M rows and 8 columns, which equals 1 MB of memory.
Total size of 32 memory chips = 32 x 1 MB = 32 MB
But each memory word is 2 bytes
So size of memory in words is
d)
Size of 1 memory chip = 1 MB
Size of 16 memory chips = 16 MB
Size of 1 memory word = 32 bits = 4 bytes
Number of memory words in 16 MB memory
4 MB = 222
To address 4 MB of memory, we need 22 bits .
e)
Low-order interleaving means that the low order bits of the address specify which memory bank contains the address of interest.
To address 1024 - word memory, we need 10 bits because 1024 = 210
We are given a 16 way interleaved memory, it means that there are 16 memory banks, to select one memory bank, we need
16 = 24 , so we need 4 bits to select a memory bank
So bits needed for offset within a memory bank = 10 - 4 = 6 bits
Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many...
Suppose that a 1M x 64 main memory is built using 256K × 16 RAM chips and memory is word-addressable. e. How many address bits are needed for all of memory? f. If high-order interleaving is used, where would address 14 (which is E in hex) be located? g. Repeat Exercise 6f for low-order interleaving. Please explain with steps
2. Suppose that a 16M X 16 main memory is built using 512K X 8 RAM chips and memory is word addressable. a) How many RAM chips are necessary? ______ b) How many RAM chips are needed for each memory word? _______ c) How many address bits are needed for each RAM chip? _______ d) How many address bits are needed for all memory? _______ A digital computer has a memory unit with 24 bits per word. The instruction set...
11. Suppose that a 1 GB system memory is built from 16 x 64MB RAM chips. (3 Pts) How many total address lines are needed? a. b. (2 Pts) How many address lines are needed to select each memory chip? 12. Do the following in the memory shown below 63 Module 0 Module 1 Module 2 Module 3 a. (4 Pts) Write your first name at the address 0010111 in a 4-way high-order interleaved memory system given below. b. (4...
Please help me with this computer architecture problem (a) How many byte offset bits are required in the address to reference 1024 words of data when the word size is 128 bits? (b) What is the total capacity of memory that is addressable using 48-bit word addresses (assume each data word is 32 bits).
Problem 6. Suppose we have a computer with 32 megabytes of main memory, 256 bytes of cache, and a block size of 16 bytes. For each configuration below, determine the memory address format, indicating the number of bits needed for each appropriate field (i.e. tag, block, set, offset). Show any relevant calculations. Direct cache mapping and memory is byte-addressable a) Direct cache mapping and memory is word-addressable with a word size of 16 bits b) c) 2-way set associative cache...
A computer has a memory space of 16 GB. a) How many address lines are required to span this address space, assuming it is byte- addressed? b) This computer has a block of 4 GB 32-bit-wide memory built using 512 MB static RAM chips that are each 8 bits wide. How many RAM chips are required to implement the memory?
Memory Sizing NOTE: K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte (KB) is therefore 8 x 1024 = 8192 bits. a) A 32 KB (kilobytes) memory has a 16 bit wordsize. How many words total can be stored in this memory? _________words b) A 256 KB memory has a 32 bit wordsize. How many bits are required to address this memory? _________ bits c) A computer memory has a 128 bit wordsize. It is made up...
Question 3. A computer has a memory space of 16 GB. a) How many address lines are required to span this address space, assuming it is byte- addressed? b) This computer has a block of 4 GB 32-bit-wide memory built using 512 MB static RAM chips that are each 8 bits wide. How many RAM chips are required to implement the memory?
7. A computer has a memory space of 8 GB. a) How many address lines are required to span this address space, assuming it is byte-addressed? b) This computer has a block of 2 GB 32-bit-wide memory built using 512 MB static RAM chips that are each 8 bits wide. How many RAM chips are required to implement the memory?
A byte-addressable memory system contains four memory modules each of which is 32 bits wide by 2^28 cells deep. The system employs a 1 MB 2-way set associative cache with 128-byte cache lines. It also uses a 32-bit CPU-to-memory data bus as well as 32-bit physical addresses. Each memory module requires 4 clock cycles to perform either a read or a write operation. a) Assuming that the memory system is low order interleaved, show the proper 32-bit format for physical...