Question

2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access
0 0
Add a comment Improve this question Transcribed image text
Answer #1

2) (a) The maximum memory address space that the processor can access is 216 Bytes = 64 Kilo Bytes.

2) (b) The maximum memory capacity for this microprocessor is 216 Bytes = 64 Kilobytes.

2) (c) The last memory address that the CPU can access is 232 - 1 = 11111111 11111111 11111111 11111111 = (FFFFFFFF)H [As 1111 = F]

2) (d) Maximum memory address space for 16 bit data access = 216

So, the range of the addresses will be 0 to 216 - 1 = 00000000 00000000 to 11111111 11111111

Last memory address or maximum address = 216 - 1 = (FFFF)H

Hope this helps.

Add a comment
Know the answer?
Add Answer to:
2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access retrieves 32 bits for each address). a. What is the maximum memory ad...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the...

    Consider a hypothetical microprocessor generating a 16-bit address (for example, assumethat the program counter and the address registers are 16 bits wide) and havinga 16-bit data bus.a. What is the maximum memory address space that the processor can access directlyif it is connected to a “16-bit memory”?b. What is the maximum memory address space that the processor can access directlyif it is connected to an “8-bit memory”?c. What architectural features will allow this microprocessor to access a separate“I/O space”?d. If...

  • Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all...

    Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all registers, including PC and SP, being 18 bits long. The smallest addressable unit in memory is an 8-bit byte. A. (4 points) What is the size of HYP18's address space in bytes and KB? How many address lines does HYP18 require? Address space: Bytes Address space: KB (KiloBytes). Address bus lines: B. (6 points) Assume that first quarter of the address space is dedicated...

  • Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a...

    Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a 32 blocks direct mapped cache. The cache is initially empty. The following decimal memory addresses are referenced 1020, 1006, 1022, 5106, 994, and 2019 Map the addresses to cache blocks and indicate whether hit or miss. Note: You must use the hexadecimal approach in solving this question. You must also show the computations of dividing the memory address into tag bits, cache index bits,...

  • a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...

    a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...

  • Question 10 (10 points) Consider a cache of 8 lines of 16 bytes each. Main memory...

    Question 10 (10 points) Consider a cache of 8 lines of 16 bytes each. Main memory is divided into blocks of 16 bytes each. That is, block 0 has bytes with addresses 0 through 15, and so on. Now consider a program that accesses memory in the following sequence of addresses: Loop three times: 10 through 20; 32 through 52. Once: 20 through 35. Suppose the cache is organized as direct mapped. Memory blocks 0, 8, 16 and so on...

  • A mechatronics project based on general microcontroller has 8 bit data bus and 16 bit address...

    A mechatronics project based on general microcontroller has 8 bit data bus and 16 bit address bus. It is required to have access to the following devices: ? 1 Rom of size 8 Kbytes ? 1 RAM of size 16 Kbytes ? 4 Analog to digital converter. Each one has a data bus of 1 byte and register space of 8 data bytes ? 1 Digital to analog converter that has 8 bits data.? 4 display LEDs and 4 different...

  • 16 It is known that computer system programs use 32-bit virtual addresses to access storage units....

    16 It is known that computer system programs use 32-bit virtual addresses to access storage units. If the physical memory space of the computer system is 1GB, and the paging management mechanism is adopted, the page size is 4KB, and each page table entry is 4B. If only one level of page table is used to realize the mapping from virtual address to physical address, how much memory space does the page table occupy? A. 1MB B. 4KB C. 1KB...

  • 32 bytes of memory. 16 bytes of 2-way setassociative cache, where blocks can go anywhere within...

    32 bytes of memory. 16 bytes of 2-way setassociative cache, where blocks can go anywhere within the set. Block is 4 bytes, set in cache is two blocks. Populate memory starting with 0-9, then upper case letters. Hint- with full associativity in the set: each block has its own set of Tag bits in the cache. Memory is not organized by sets, though blocks get assigned to sets, and load in the cache per set. A) Complete: Bits in Address...

  • 1) How many bits are needed to address/uniquely identify the LC-3’s eight General Purpose Registers? 2) How many bits or bytes are at each memory location in the LC-3? 3) The minimum and maximum value...

    1) How many bits are needed to address/uniquely identify the LC-3’s eight General Purpose Registers? 2) How many bits or bytes are at each memory location in the LC-3? 3) The minimum and maximum values for an UNSIGNED CHAR (1 byte) are? 4) The minimum and maximum values for a SIGNED CHAR (1 byte) are? 5) The LC-3 has a 16-bit address bus and is able to address up to how many memory locations? Why?/How?/Prove? I don’t want a 2...

  • Given a computer with 16-bit data bus and 20-bit address bus, what is the maximum memory...

    Given a computer with 16-bit data bus and 20-bit address bus, what is the maximum memory capacity? Design the memory using the 128k × 8 memory chip shown below. zy Unwersityof North Cao Git Immersion Indwidua welcome tothe UNC Ch x Individual Assgrment 3 x C file:///C/Users/brute/Dow nloads/HW3.pd Apps Web Authentication Welcome to Moodle Welcome to the Canv Zy Home zyBooks Hw3.pdf Address Chip select Read/Write' 128K x 8 Dot RAM Ask me anything 654 PM 3/14/2017

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT