Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the...
that the program counter and the address registers are 16 bits wide) and having
a 16-bit data bus.
a. What is the maximum memory address space that the processor can access directly
if it is connected to a “16-bit memory”?
b. What is the maximum memory address space that the processor can access directly
if it is connected to an “8-bit memory”?
c. What architectural features will allow this microprocessor to access a separate
“I/O space”?
d. If an input and an output instruction can specify an 8-bit I/O port number, how
many 8-bit I/O ports can the microprocessor support? How many 16-bit I/O
ports? Explain.
Homework Answers
.The maximum memory address space =
.
b) The processor access dirctly if its connected to the 16-bit memorythen its equal to1 byte.Theprocessor can access the locations =.The maximum memory address space =
.c) The separate input and output instructions are needed whose execution will generate separate inputand output signals (different from memory signals generated by executing memory-type instructions).d) The microprocessor has 8-bit I/O ports then 
I/o portssupport. AndThe microprocessor has 16-bit I/O ports then
I/o portssupport.Please Rate
Add Answer to:
Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the...
2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access retrieves 32 bits for each address). a. What is the maximum memory ad...
2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access retrieves 32 bits for each address). a. What is the maximum memory address space (i.e., mmber of addresses) that the processor can access directly? What is the maximum memory capacity (in bytes) for this microprocessor? b. c. What is the last memory address that the CPU can access? Write your answer in decimal. What is the maximum memory address space that the processor...
On a typical microprocessor, a distinct I/O address is used to refer to the I/O data...
On a typical microprocessor, a distinct I/O address is used to refer to the I/O data registers and a distinct address for the control and status registers in an I/O controller for a given device. Such registers are referred to as ports. In the Intel 8088, two I/O instruction formats are used. In one format, the 8-bit opcode specifies an I/O operation; this is followed by an 8- bit port address. Other I/O opcodes imply that the port address is...
Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all...
Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all registers, including PC and SP, being 18 bits long. The smallest addressable unit in memory is an 8-bit byte. A. (4 points) What is the size of HYP18's address space in bytes and KB? How many address lines does HYP18 require? Address space: Bytes Address space: KB (KiloBytes). Address bus lines: B. (6 points) Assume that first quarter of the address space is dedicated...
Exercise 1. What is the size of the memory for the microprocessor if it has 24-bit...
Exercise 1. What is the size of the memory for the microprocessor if it has 24-bit address lines (bus)? Furthermore, give the starting address and the last address of the memory. 2. List the operation modes of the ARM Cortex-M3. 3. What is the function of register R13? Register R14? Register R15? 4. On an ARM Cortex-M3, in any given mode, how many registers does a programmer see at one time? 5. Which bits of the ARM Cortex-M3 status registers...
6.20 Assume that the ASC memory is organized as 8 bit per word. That means each single-address in...
6.20 Assume that the ASC memory is organized as 8 bit per word. That means each single-address instruction now occupies two words and zero-address instructions occupy one word each. The ASC bus structure remains the same. MBR is now 8 bits long and is connected to the least significant 8 bit of the bus structure. Rewrite the fetch microprogram
6.20 Assume that the ASC memory is organized as 8 bit per word. That means each single-address instruction now occupies two...
3. (15 Pts.) In this problem you are given a microprocessor with 24-bit address bus and...
3. (15 Pts.) In this problem you are given a microprocessor with 24-bit address bus and 8-bit data bus. a. What is the addressing space of this microprocessor? 113 16 MB b. how many bytes are contained in the sub-space starting at address C00 000h and ending at address DFF FFFH? Express your answer in KB and MB. DFFFEE CoO DOU - TFFFFF in ke 20 4SKe c. You would like to interface a single 4 MB memory IC to...
A mechatronics project based on general microcontroller has 8 bit data bus and 16 bit address...
A mechatronics project based on general microcontroller has 8 bit data bus and 16 bit address bus. It is required to have access to the following devices: ? 1 Rom of size 8 Kbytes ? 1 RAM of size 16 Kbytes ? 4 Analog to digital converter. Each one has a data bus of 1 byte and register space of 8 data bytes ? 1 Digital to analog converter that has 8 bits data.? 4 display LEDs and 4 different...
1) How many bits are needed to address/uniquely identify the LC-3’s eight General Purpose Registers? 2) How many bits or bytes are at each memory location in the LC-3? 3) The minimum and maximum value...
1) How many bits are needed to address/uniquely identify the LC-3’s eight General Purpose Registers? 2) How many bits or bytes are at each memory location in the LC-3? 3) The minimum and maximum values for an UNSIGNED CHAR (1 byte) are? 4) The minimum and maximum values for a SIGNED CHAR (1 byte) are? 5) The LC-3 has a 16-bit address bus and is able to address up to how many memory locations? Why?/How?/Prove? I don’t want a 2...
[20 pts] 5- Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Post-increment"...
[20 pts] 5- Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Post-increment" of the form STA (x)- : M(M(x)) ← AC, M(x) ← M(x)+1 Suppose we want to implement this instruction on the pseudo-CPU discussed in class augmented with a temporary register TEMP. An instruction consists of 16 bits: A 4-bit opcode and a 12-bit address. All operands are 16 bits. PC and MAR each contain 12 bits. AC, MDR, and TEMP each contain 16 bits,...
Assume that the ASC memory is organized as 8 bits per word. That means each single-address...
Assume that the ASC memory is organized as 8 bits per word. That means each single-address instruction now occupies two words and zero-address instructions occupy one word each. The ASC bus structure remains the same. MBR is now 8 bits long and is connected to the least significant 8 bit of the bus structure. Rewrite the fetch microprogram.
2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access retrieves 32 bits for each address). a. What is the maximum memory address space (i.e., mmber of addresses) that the processor can access directly? What is the maximum memory capacity (in bytes) for this microprocessor? b. c. What is the last memory address that the CPU can access? Write your answer in decimal. What is the maximum memory address space that the processor...
Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all registers, including PC and SP, being 18 bits long. The smallest addressable unit in memory is an 8-bit byte. A. (4 points) What is the size of HYP18's address space in bytes and KB? How many address lines does HYP18 require? Address space: Bytes Address space: KB (KiloBytes). Address bus lines: B. (6 points) Assume that first quarter of the address space is dedicated...
Exercise 1. What is the size of the memory for the microprocessor if it has 24-bit address lines (bus)? Furthermore, give the starting address and the last address of the memory. 2. List the operation modes of the ARM Cortex-M3. 3. What is the function of register R13? Register R14? Register R15? 4. On an ARM Cortex-M3, in any given mode, how many registers does a programmer see at one time? 5. Which bits of the ARM Cortex-M3 status registers...
6.20 Assume that the ASC memory is organized as 8 bit per word. That means each single-address instruction now occupies two words and zero-address instructions occupy one word each. The ASC bus structure remains the same. MBR is now 8 bits long and is connected to the least significant 8 bit of the bus structure. Rewrite the fetch microprogram
6.20 Assume that the ASC memory is organized as 8 bit per word. That means each single-address instruction now occupies two...
3. (15 Pts.) In this problem you are given a microprocessor with 24-bit address bus and 8-bit data bus. a. What is the addressing space of this microprocessor? 113 16 MB b. how many bytes are contained in the sub-space starting at address C00 000h and ending at address DFF FFFH? Express your answer in KB and MB. DFFFEE CoO DOU - TFFFFF in ke 20 4SKe c. You would like to interface a single 4 MB memory IC to...
[20 pts] 5- Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Post-increment" of the form STA (x)- : M(M(x)) ← AC, M(x) ← M(x)+1 Suppose we want to implement this instruction on the pseudo-CPU discussed in class augmented with a temporary register TEMP. An instruction consists of 16 bits: A 4-bit opcode and a 12-bit address. All operands are 16 bits. PC and MAR each contain 12 bits. AC, MDR, and TEMP each contain 16 bits,...
Most questions answered within 3 hours.
-
Why are polymers not typically casted into products?
asked 14 minutes ago -
When rolling a die 129 times, what is the probability of rolling
a 6 no more...
asked 30 minutes ago -
4. A call option currently sells for $7.75. It has a strike
price of $85 and...
asked 19 minutes ago -
1.
You need to prepare 10.0 liters of an acid aqueous solution with a
pH of...
asked 22 minutes ago -
Along an aggregate supply curve, if the level of output is less
than the natural level...
asked 23 minutes ago -
By 2025, annual consumption in emerging markets will total $30
trillion and contribute more than ________...
asked 28 minutes ago -
At what point does reformation cease to be a viable option for
those who are oppressed...
asked 32 minutes ago -
Place letters corresponding to amounts in the proper order for
lightest to heaviest samples:
a) 2100...
asked 36 minutes ago -
Consider the multicore processor with 6 heterogeneous cores
labelled C1, C2, C3, C4, C5, and C6....
asked 38 minutes ago -
Document system components according to standards and procedures
(Implement and hand over system components) IT administrative
asked 39 minutes ago -
The college asked 700 students if they wanted a longer spring
break and 600 students said...
asked 38 minutes ago -
Determine the temperature (in Celsius) at which 1.00 mole of an
ideal gas will have a...
asked 1 hour ago