16
It is known that computer system programs use 32-bit virtual addresses to access storage units. If the physical memory space of the computer system is 1GB, and the paging management mechanism is adopted, the page size is 4KB, and each page table entry is 4B. If only one level of page table is used to realize the mapping from virtual address to physical address, how much memory space does the page table occupy?
A.
1MB
B.
4KB
C.
1KB
D.
4MB
17
What is the meaning of cache direct mapping strategy in computer storage system?
A.
A line of information in memory can be mapped to any line in the cache
B.
A line of information in the cache only be mapped to a specific line in memory
C.
A line of information in memory can be mapped to some specific lines in the cache
D.
A line of information in memory can only be mapped to a specific line in the cache
18
When the computer cache uses a direct mapping strategy, which of the following is the correct statement about the cache controller processing the physical address given by the CPU?
A.
The physical memory address is divided into three parts: the lower part is used as the byte offset in the cache line, the middle part is used as the way index of the cache, and the remaining high part is used as the cache line tag
B.
The physical memory address is divided into three parts: the lower part is used as the byte offset in the cache line, the middle part is used as the cache line index, and the remaining high part is used as the cache line tag
C.
The physical memory address is divided into three parts: the lower part is used as the byte offset in the cache line, the middle part is used as the group index of the cache, and the remaining high part is used as the cache line tag
D.
The physical memory address is divided into two parts: the lower part is used as the byte offset in the cache line, and the remaining high part is used as the cache line tag
19
It is known that the physical storage space of a computer system is 4GB, the cache data capacity is 2MB, each line can store 128B data, and the direct mapping strategy is adopted. How much extra storage space needs to be equipped with the cache controller to store other information?
A.
192KB
B.
16KB
C.
16Kb
D.
192Kb
20
It is known that the physical storage space of a computer system is 4GB, the cache data capacity is 2MB, each line can store 128B data, and the fully associative mapping strategy is adopted. How much extra storage space needs to be equipped with the cache controller to store other information?
A.
416Kb
B.
416KB
C.
192Kb
D.
192KB
16.
Total # of pages in virtual page = 232/212 = 1M
Size of each entry of page table = 4B
# of entries in page table = # of pages in virtual space.
Total size of page table = 1M * 4B = 4MB
Correct option is (d)
17.
Option (D) is correct option.
In direct mapped caching, a line information of main memory can be mapped to only one specific line of cache.
18.
Option (B) is the correct option.
Tag bits | index bits | block offset |
19.
Total # of block inside cache = 2MB/128B = 16384 = 2^14
Block offset = log 128 = 7 bits.
Tag = 32-(7+14) = 11 bits.
Each cache block will have 11 bits tag + 1 bit valid bit.
So total storage bits = 12* # of cache block = 12* 16K = 192K b
Option (d) is the correct option.
20.
In fully associative cache, #of index bits = 0
Therefore tag bits = 32 - 7 = 25 bits.
One valid bit.
So total # of bits = 25+1 = 26 => 26*16K = 416Kb
Option (A) is the correct option..
Please don't post so many questions at once. Also if you have any questions comment down and please? upvote thanks...
16 It is known that computer system programs use 32-bit virtual addresses to access storage units....
A certain byte-addressable computer system has 32-bit words, a virtual address space of 4GB, and a physical address space of 1GB. The page size for this system is 4 KB. Assume each entry in the page table is rounded up to 4 bytes. a) Compute the size of the page table in bytes. b) Assume this virtual memory system is implemented with a 4-way set associative TLB (Translation Lookaside Buffer) with a total of 256 address translations. Compute the size...
Consider a system with 24 bit addresses, 128 KB cache with 32 byte lines using direct mapping. Divide the address below labeling each part of the address and specify the size of each field in bits. Tag? Line? Offset?
Question 28 7 pts Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64K bytes of data, and blocks of 32 bytes. If the computer uses direct mapping, the format of the memory address is as follows: bits for the tag field, bits for the cache block number, and bits for the block offset.
Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a 32 blocks direct mapped cache. The cache is initially empty. The following decimal memory addresses are referenced 1020, 1006, 1022, 5106, 994, and 2019 Map the addresses to cache blocks and indicate whether hit or miss. Note: You must use the hexadecimal approach in solving this question. You must also show the computations of dividing the memory address into tag bits, cache index bits,...
Consider a 32 KiB (not KB) cache in a system where the processor uses 64-bit words. The system use the byte address of 36-bits. Each cache line (block) stores 256 bits. a) How many bits are used as the byte offset (b)? How many bits are used as the block offset (m)? b) How many index bits are used? How many blocks (lines) are available in the cache? c) Consider the cache being organized as direct-mapped cache. How many bits...
Given the following 16 bit numbers: A.) 0x8FFF B.) 0x1000 C.) Ox00FO D.) 0x0888 E.) 0xC000 F) 0x9000 . If the numbers are unsigned integers rank them from smallest to larest )rank them from smallest to largest 10. If the above number are signed integers (2's complement 11Acomputer has a 16 bit address field,is byte addressable, the word length is also 16 bits, 32 lines of direct mapped cache and each line of cache holds 8 bytes. A.) How many...
Please help me out.. A and C Question. 5. (30 points) Consider a computer with byte addressable main memory bytes, and the block size is 8 bytes. Assume that a direct mapping cache consisting 32 lines is used with this machine. (a) (5 points) How many bits are required to hold a memory address? (b) (5 points) How many total bytes of memory can be stored in the cache? 256 bytes (C) (10 points) How is that memory address divided...
Consider the page table shown below for a system with 16-bit virtual and physical addresses and with 4096-byte pages. All numbers below are given in hexadecimal. (A dash for a page frame indicates that the page is not in memory.) Page Number Physical Frame Number 0 - 1 2 2 C 3 A 4 - 5 4 6 3 7 - 8 B 9 0 How many bits are in the offset part of the address? How many hex digits...
17. A computer system implements a paged virtual memory system. Assume a 16-bit virtual address space and a 24-bit physical address space. Assume that the first 6 bits of a virtual address index the page table and the rest of the bits are the page offset. A process has the following indexed page table. Index Page Table Entry (PTE) 0x3800 0x3600 0x3200 0x1000 2 3 Each page table entry qives a hexadecimal page frame addresses. Translate the following two hexadecimal...
18. You have a byte-addressable virtual memory system with a two-entry TLB, a 2-way set associative cache, and a page table for a process P. Assume cache blocks of 8 bytes and page size of 16 bytes. In the system below, main memory is divided into blocks, where each block is represented by a letter. Two blocks equal one frame. Given the system state as depicted above, answer the following questions: a) How many bits are in a virtual address...