Homework Answers
Add Answer to:
1. Describe the operation of the following circuits and obtain the design expressions of each circuit...
Design a FULL WAVE BRIDGE RECTIFIER circuit that will: Take 120volts ac, 60 hz, sinusoidal waveform...
Design a FULL WAVE BRIDGE RECTIFIER circuit that will:
Take 120volts ac, 60 hz, sinusoidal waveform and convert
it to a “regulated “dc value
giving 12 volts +, - 1 volt across a 2000-ohm output
load resistor with no more than 2%
ripple voltage.
You may assume:
a. An ideal power transformer as discussed in class.
b. For hand computations, you must assume a diode given by
Figure 4.8 page 185.
c. A filter capacitor sized per the textbook equation...
1. Design the circuits in Figs. 6(a) and 6(b) with the following specifications NPN PNP 1mA...
1. Design the circuits in Figs. 6(a) and 6(b) with the following specifications NPN PNP 1mA 3.5V 1mA 1.5V VR VEE0 ЕЕ ЕЕ 100 25mV 100 25mV supply 2mA supply 2mA For both circuits, DC biasing should be insensitive to variations in B and |VBel, and lB currents should be designed to be negligible cc Vcc B1 0.7+ VEc CE 0.7 Rc RB1 -VEE -VEE Figure 6: Resistive DC biasing circuit for (a) NPN (b) PNP
2. Design of one Synchronous counter to count from 0 to 10, in which the circuit displays LEDs with the diameter of 5 mm, each Q output is connected to three 5 mm LEDs in parallel a. Design the whole...
2. Design of one Synchronous counter to count from 0 to 10, in which the circuit displays LEDs with the diameter of 5 mm, each Q output is connected to three 5 mm LEDs in parallel a. Design the whole circuit using Proteus software b. Calculate and choose devices (R,L,C,BJT and others) using laws, theorems to simplify expressions and to find values of the devices for the circuit so that it can run well c. Explain functions of the devices...
1 pts Design the circuit below to obtain a de voltage of +0.1 V at each...
1 pts Design the circuit below to obtain a de voltage of +0.1 V at each of the drains of Q1 and Q2 when vci vG2 0 V. Operate all transistors at Vov 0.31 V and assume that for the process technology in which the circuit is fabricated, Vin-04 V and Cor-400 μA/V2. Neglect channel-length modulation. Determine the W ratio of Qs Voo = +0.9 V RD Ro +0.9 V 2 0.1 mA 0.4 mA -5,--0.9 V
EE252 100 Points Digital Design I Two's Complement Subtraction and Add / Subtract Circuits Homework 3....
EE252 100 Points Digital Design I Two's Complement Subtraction and Add / Subtract Circuits Homework 3. (25 Pts) The following circuit uses two 7483 (4-bit adder) ICs, labeled 7483-1 and 7483-2, respectively. Answer the questions for EACH of the following THREE CASES: Case 1: D=0010, and E = 0110 Case 2: D = 1000, and E = 0101 Case 3: D = 1000, and E = 1001 a. (6 Pts - 2 Pts per Case) What are the binary inputs...
Figure Q1f) shows the ac equivalent circuit of a common-source amplifier where Rt is the ac load.
f) Figure Q1f) shows the ac equivalent circuit of a common-source amplifier where Rt is the ac load. The low-frequency roll-off is to be set by the capacitor Cs. Design the amplifier to have a low-frequency roll-off, fL = 100 Hz. You may assume that Rs is much greater than the impedance of Cs at the frequency of 100 Hz. (gm = 1 mA/V) g) The op-amp in Figure Q1g) is ideal. For the condition R1 = R2, show that the...
Each question is worth 20 points. 1. In the following circuit, Vee = 0.7 V, B=200,...
Each question is worth 20 points. 1. In the following circuit, Vee = 0.7 V, B=200, a) What type of configuration is used in this single-stage amplifier design? b) Draw the circuit of transistor amplifier under de condition. c) Determine the values of Ico and VCEO- d) Draw the de load line on the transistor characteristic curve. VCC 12V R2 47kQ RC 32.7k CC HI Q1 10pF 2N2222A CB HE 10F v(out) Vin RE1 3500 Rload 47ko R1 12ko CE...
A. B. 1.Choosing the appropriate one of the two circuits above, design an amplifier that has...
A.
B.
1.Choosing the appropriate one of the two circuits above, design
an amplifier that has a voltage amplification factor of +10 (i.e.,
the output signal should be 10 times larger than the input signal,
and also be in-phase with the input signal). You may use any values
for your resistors, but avoid values greater than 100 kΩ.
2. construct the circuit using multisim, and perform a transient
analysis
U1 .V43 0.707 Vrms: 60 Hz O° 0PAMP 3T BASIC 2.R1...
A21921 2. +9V Re Vout Re RE CE 0v Figure 3 (a) ) State the purpose of each of the capacitors Cin, Cout and Ce in the circuit [3 shown in Figure 3. (i) Derive an expression for the input resistanc...
A21921 2. +9V Re Vout Re RE CE 0v Figure 3 (a) ) State the purpose of each of the capacitors Cin, Cout and Ce in the circuit [3 shown in Figure 3. (i) Derive an expression for the input resistance of this circuit in terms of the [5 mutual conductance of the transistor gm and its current gain β. we require an amplifier with a gain of-100, an output impedance of 1kΩ and an input impedance of 1k2. The...
02 +Vo D3 Rgare 18 Circuit for Problem 1 Analysis 1. Copy the circuit of Figure 1.8 and sketch the ow of pesitive curment throughout the entire circuit for o>0. Repeat for n ce 2....
02 +Vo D3 Rgare 18 Circuit for Problem 1 Analysis 1. Copy the circuit of Figure 1.8 and sketch the ow of pesitive curment throughout the entire circuit for o>0. Repeat for n ce 2. Plot two periods of nlt) and s) for each of the thee input wave shown in Figune 17 on page 37 fom output t (a) Feak value, and b) Eflective DC value, also known as RMS value NotTE These and are therefore optional 4. Determine...
Design a FULL WAVE BRIDGE RECTIFIER circuit that will:
Take 120volts ac, 60 hz, sinusoidal waveform and convert
it to a “regulated “dc value
giving 12 volts +, - 1 volt across a 2000-ohm output
load resistor with no more than 2%
ripple voltage.
You may assume:
a. An ideal power transformer as discussed in class.
b. For hand computations, you must assume a diode given by
Figure 4.8 page 185.
c. A filter capacitor sized per the textbook equation...
1. Design the circuits in Figs. 6(a) and 6(b) with the following specifications NPN PNP 1mA 3.5V 1mA 1.5V VR VEE0 ЕЕ ЕЕ 100 25mV 100 25mV supply 2mA supply 2mA For both circuits, DC biasing should be insensitive to variations in B and |VBel, and lB currents should be designed to be negligible cc Vcc B1 0.7+ VEc CE 0.7 Rc RB1 -VEE -VEE Figure 6: Resistive DC biasing circuit for (a) NPN (b) PNP
1 pts Design the circuit below to obtain a de voltage of +0.1 V at each of the drains of Q1 and Q2 when vci vG2 0 V. Operate all transistors at Vov 0.31 V and assume that for the process technology in which the circuit is fabricated, Vin-04 V and Cor-400 μA/V2. Neglect channel-length modulation. Determine the W ratio of Qs Voo = +0.9 V RD Ro +0.9 V 2 0.1 mA 0.4 mA -5,--0.9 V
EE252 100 Points Digital Design I Two's Complement Subtraction and Add / Subtract Circuits Homework 3. (25 Pts) The following circuit uses two 7483 (4-bit adder) ICs, labeled 7483-1 and 7483-2, respectively. Answer the questions for EACH of the following THREE CASES: Case 1: D=0010, and E = 0110 Case 2: D = 1000, and E = 0101 Case 3: D = 1000, and E = 1001 a. (6 Pts - 2 Pts per Case) What are the binary inputs...
Each question is worth 20 points. 1. In the following circuit, Vee = 0.7 V, B=200, a) What type of configuration is used in this single-stage amplifier design? b) Draw the circuit of transistor amplifier under de condition. c) Determine the values of Ico and VCEO- d) Draw the de load line on the transistor characteristic curve. VCC 12V R2 47kQ RC 32.7k CC HI Q1 10pF 2N2222A CB HE 10F v(out) Vin RE1 3500 Rload 47ko R1 12ko CE...
A.
B.
1.Choosing the appropriate one of the two circuits above, design
an amplifier that has a voltage amplification factor of +10 (i.e.,
the output signal should be 10 times larger than the input signal,
and also be in-phase with the input signal). You may use any values
for your resistors, but avoid values greater than 100 kΩ.
2. construct the circuit using multisim, and perform a transient
analysis
U1 .V43 0.707 Vrms: 60 Hz O° 0PAMP 3T BASIC 2.R1...
A21921 2. +9V Re Vout Re RE CE 0v Figure 3 (a) ) State the purpose of each of the capacitors Cin, Cout and Ce in the circuit [3 shown in Figure 3. (i) Derive an expression for the input resistance of this circuit in terms of the [5 mutual conductance of the transistor gm and its current gain β. we require an amplifier with a gain of-100, an output impedance of 1kΩ and an input impedance of 1k2. The...
02 +Vo D3 Rgare 18 Circuit for Problem 1 Analysis 1. Copy the circuit of Figure 1.8 and sketch the ow of pesitive curment throughout the entire circuit for o>0. Repeat for n ce 2. Plot two periods of nlt) and s) for each of the thee input wave shown in Figune 17 on page 37 fom output t (a) Feak value, and b) Eflective DC value, also known as RMS value NotTE These and are therefore optional 4. Determine...
Most questions answered within 3 hours.
-
You capture data by having 8 people fill in 30 small dots on a
piece of...
asked 2 hours ago -
What are the z-values such that 70% of the area lies in the
middle of the...
asked 4 hours ago -
You borrow $29,500 to purchase a brand new car. The interest
rate is 6%, and the...
asked 4 hours ago -
The amount of time it takes an asteroid, whose average distance
from the Sun is 4.70...
asked 4 hours ago -
A 0.289 kg mass slides on a frictionless floor with a speed of
1.34 m/s. The...
asked 4 hours ago -
15.A box contains five red balls, three green balls, and two
yellow balls. Suppose you select...
asked 7 hours ago -
Assume you are given the following for Stackelberg industries:
Return on Assets (ROA) = 8%
Debt...
asked 6 hours ago -
an engineer proposes to use mmWave in 5G network to
increase data rate.
What are the...
asked 6 hours ago -
Explain the idea behind using SEMIJOIN in distributed
query processing.
asked 6 hours ago -
why
is context important in selecting and applying guidelines and
principles for interface design?
illustrate your...
asked 6 hours ago -
In a certain board game, a player rolls two fair six-sided dice
until the player rolls...
asked 7 hours ago -
You are going to deposit $3,200 in an account that pays .58
percent interest compounded quarterly....
asked 6 hours ago