Design a modulo-3 binary counter using SR flip-flops.
So here we will design modulo-3 binary counter using SR flip flops.
Steps to design MOD-3 synchronous counter-
We have to design a Mod-3 counter, therefore it will have 3 states i.e. 00,01,10,
Number of flip flops required = 2 (mod 3 counter is given, so no. of flip flops= 3-1, that is 2)
Type of flip flop = SR flip flop (given)
**********************************************************************************************************************************************
2. Make the excitation table of SR flip flop.
EXCITATION TABLE OF SR FLIP FLOP
= Present state
= Next state
S and R are inputs of flip flop
**********************************************************************************************************************************************
3. Form state diagram.
Our counter's initial and final state is 00. counting will happen as given below-
00->01
01->10
10->00
**********************************************************************************************************************************************
4. Draw circuit excitation table.
= INITIAL STATE OF FLIP FLOP 1
= FINAL STATE OF FLIP FLOP 1
= INITIAL STATE OF FLIP FLOP 2
= FINAL STATE OF FLIP FLOP 2
AND = INPUTS OF FLIP FLOP 2
AND = INPUTS OF FLIP FLOP 1
There will only 3 states as it is mod-3 counter .
Here, we have use SR excitation table and state diagram to form circuit excitation table.
o>(Row 1) - Present state of counter (initial)=00 then it's next state will be 01.
o>(Row 2) - Now present state of counter = 01 then it's next state will be 10.
o>(Row 3) - Present state of counter =10 then it's next state will be 00.
**********************************************************************************************************************************************
5. Obtain simplified equations using k-map.
Here, we have used k- map to get simplified equations of , , , in terms of, , ,.
, =
=
=.
=
**********************************************************************************************************************************************
6. Draw logic diagram.
**********************************************************************************************************************************************
Design serial (asynchronous) counter modulo 7 using synchronous flip-flops (T, D or JK). The counter should count up.
(a) Design an asynchronous Binary Coded Decimal (BCD) count-up counter using JK flip-flops. Draw the counter circuit clearly showing the configuration of the JK flip-flops and the necessary logic gate(s). Sketch the input and output waveforms of this counter (7 Marks) (b) The binary up/down counter for a cargo lift controller in a 7-storey building has an up-down (UID) control input and a buzzer output (B). The buzzer will sound B 1) when the lift is at level 1 or...
pleas help fast Problem #3 (30 points) a. Design an Asynchronous Modulo 9 counter (a counter that counts from 0 to 8) using JK Flip-Flops. Sketch the circuit only. (15 pts) b. Design a Synchronous Modulo 9 counter (a counter that counts from 0 to 8) using JK Flip- Flops. Sketch the circuit only. (15 pts)
Design a 5-bit binary counter using JK flip flops. Draw the flip-flop circuit diagram, the state graph, the timing diagram, the truth table (with clk pulse) and the state table (with present and next states).
Digital Logic Design Design a 0-9 counter using four D flip flops. The counter should run on the SCLK output of the clock divider. It should have a four-bit binary output that increments from 0 to 9 one step on each clock cycle. When it reaches the value of 9, it should restart a 0 on the next clock cycle. Hint: consider using D flip flops with a reset input and using logic to reset the flip flops when the...
SP-5. Design a modulo-8 Gray code counter using D-type Master-Slave flip-flops. Show the logic diagram. (Use CMOS transistor networks for the combinational circuits.)
Design a 4-bit binary up counter (like the following state diagram) using JK flip flops. State diagram. 0000 0001 11111 (a) Draw the state table with the input values for J K flip flops(b) Simplify the input equations by K map (c) Draw the logic diagram
Using S-R flip-flops, design a 3-bit counter (C,B,A) with the repeating binary counting sequence: 1, 3, 2, 6, 7, 5, 4. - Show the circuit's state table with the present-state entries in ascending order, which should have the present state (t), next state (t+1), and flip-flop inputs. - Find the flip-flop input equations for RC, RB, and RA in Product of Sums form.
Design a two-bit up/down binary counter using D flip-flops that can count in binary from 0 to 7. When the control input x is 0, the circuit counts down, and when it is 1, the circuit counts up. (a) Obtain the state table of the two-bit counter. (b) Obtain the state diagram (c) Draw the logic diagram of the circuit.