Given the following memory values and address instruction with
an accumulator. Determine the values with the following
instructions load into accumulator.
Word 16 contains 22
Word 18 contains 24
Word 20 contains 26
Word 22 contains 28
Word 24 contains 30
Word 26 contains 32
Word 28 contains 34
i. LOAD IMMEDIATE 16
ii. LOAD DIRECT 16
iii. LOAD INDIRECT 16
iv. LOAD IMMEDIATE 18
v. LOAD DIRECT 18
vi. LOAD INDIRECT 20
vii. LOAD IMMEDIATE 24
viii. LOAD DIRECT 26
ix. LOAD INDIRECT 22
x. LOAD DIRECT 28
(10 marks)
Dear student,
First, we need to see the working of the mentioned addressing methods.
IMMEDIATE---> allocates the specified value to the accumulator.
DIRECT---> allocates the value present in the specified address to the accumulator.
INDIRECT---> allocates the value present in the specified value of the specified address to the accumulator.
i. LOAD IMMEDIATE 16
loads the value 16 to the accumulator. So, the accumulator value is: 16
ii. LOAD DIRECT
16
loads the value present in the address 16 to the accumulator. So, the accumulator value is: 22 (because address 16 is having the value 22).
iii. LOAD INDIRECT
16
loads the value present in the address 16 to the accumulator. So, the accumulator value is: 28 (because address 16 is having the value 22 and address 22 is having value 28)
iv. LOAD IMMEDIATE
18
loads the value 18 to the accumulator. So, the accumulator value is: 18
v. LOAD DIRECT
18
loads the value present in address 18 to the accumulator. So, the accumulator value is: 24 (because address 18 is having the value 24).
vi. LOAD INDIRECT
20
loads the value present in the address 20 to the accumulator. So, the accumulator value is: 32 (because the address 20 is having the value 26 and address 26 is having value 32)
vii. LOAD
IMMEDIATE 24
loads the value 24 to the accumulator. So, the accumulator value is: 24
viii. LOAD DIRECT
26
loads the value present in the address 26 to the accumulator. So, the accumulator value is: 32 (because address 26 is having the value 32).
ix. LOAD INDIRECT
22
loads the value present in the address 22 to the accumulator. So, the accumulator value is: 34 (because the address 22 is having the value 28 and address 28 is having value 34)
x. LOAD DIRECT
28
loads the value present in the address 28 to the accumulator. So, the accumulator value is: 34 (because address 28 is having the value 34).
Thank you, If at all any doubts, feel free to contact through the comment section.
Given the following memory values and address instruction with an accumulator. Determine the values with the...
Compute the effective address and the content of ACC (accumulator) for a load instruction of a 1-address machine for each type of addressing modes using the following assumptions The load instruction is of length 4 bytes, the first byte is for op ode and mode and the other two bytes contain the value 90 for an address or an immediate value ? The load instruction is stored in locations 12-15 The register (say R1)contains the value 800; The location 800...
[20 pts] 5- Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Post-increment" of the form STA (x)- : M(M(x)) ← AC, M(x) ← M(x)+1 Suppose we want to implement this instruction on the pseudo-CPU discussed in class augmented with a temporary register TEMP. An instruction consists of 16 bits: A 4-bit opcode and a 12-bit address. All operands are 16 bits. PC and MAR each contain 12 bits. AC, MDR, and TEMP each contain 16 bits,...
please provide screenshots using dos debug. 4. Assemble the following instruction sequence into the memory starting at address CS: 100 and then verify their machine code in the memory. a. ADD AX, 00FFH b. ADC SI, AX c. INC BYTE PTR [0100H] d. SUB DL, BL e. SBB DL, [0200H] f. DEC BYTE PTR [DI+BX] g. NEG BYTE PTR [DIJ+0010H h. MUL DX i. IMUL WORD PTR [BX+SI] j. DIV WORD PTR [SI]+0030H k. IDIV WORD PTR [BX]ISI]+0030HS. How many...
pls both ans Question 20 5 pts Suppose a computer has 32-bit instructions. The instruction set consists of 64 different operations. All instructions have an opcode and two address fields (allowing for two addresses). The first of these addresses must be a register direct address, and the second must be a memory address. Expanding opcodes are not used. The machine has 16 registers. How many bits can be used for the memory address? Question 21 5 pts Suppose we have...
1. Given the following physical addresses and value in memory: add 0 val 9 10 11 12 13 14151611819 2021 22 23 18 24 20 32 0 40 8 32 245458 10 36 34 3230 40 35 3028 add 24 25 26 27 28 29 30 31 32 33 34 | 35 | 36 37 38 39 40 | 41 | 42 | 43 44 45 46 47 8 40 35 1614 12 12 22 24417 21 23 25 27...
ISA & Addressing Mode The instruction opcodes and formats for a computer system are as follows Format AD AD OP AD SA OP SA SA LDdir LDindir LDrel LDindex ACC ← 씨씨ADn ACC ← OP ACC ← MPC-AD] ACC ← MRtSA].OP] ACC -RISA] 001 010 011 101 110 ·ISA Suppose the Instruction format ts as follows: AD: Address write the Operation for LDimm and LDreg (for immediate and register direct addressing) OP: Constant Operand SA : Register A ACC is...
1. Given the following physical addresses and value in memory: Val | 16 | 14 | 12 | 10|36 | 34|32 | 30 | 0|40 | 35 | 30 | 28 | 18 | 24 | 20 | 32 | 0|4018|132 | 24 | 54 add 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 4344454647 val 8403516 14121222244217 19 2123252716 1513 119700 add 48 49551 52 53 54 55...
Modify the circuit to support a MFCC instruction. MFCC Rd instruction: Move From Condition Codes MFCC copies into the four rightmost bits of Rd the values of the ALU signals Carry (C), Overflow (O), Zero (Z) and Negative (N) as they were set by the previous R- type instruction. The remaining 28 bits of Rd are set to zero. Describe the changes and additions needed for the single-cycle MIPS processor datapath and control to support this instruction. Hints: 1) MFCC...
The first instruction was given as an example, but im still not sure what im trying to find or how to get any of it. Can someone step-by-step tell me what I’m looking for? (not so much the answers but how to find them) MAR. 1 Example instruction Comments WNL JUMP TO (Ox FORNAT Range of addres 18 mp&jal 2500 FORn Range of address: Hex link Hex: Branch ecq Range of address: Hex: Branch ne Range of address: Hex Add...
Instruction set architecture R: register X, Y, Opl, Op2: Operand Quantity: constant value EA: Effective memory address Opcode Operation Name MOV X, Y XCH Opl, Op2 ADD X, Y SUB X,Y SAL Op, Quantity SAR Op, Quantity Shift Arithmetic Right on Op for Quantity SHR Op Quanti AND X, Y OR X, Y XOR X, Y NOT X LOADR, A LOAD R, (A STORE R, A STORE R, (A Description Move data from Y to X Exchange Op1 with Op2...