LITTLE MAN Computing
40 LDA 60
41 ADD 61
60 724
61 006
a. Show the contents of the IR, the PC, the MAR, the MDR, and A at the conclusion of instruction 40.
b. Show the contents of each register as each step of the fetch-execute cycle is performed for instruction 41.
Answer: Since this is the Little Man Computer Model so the opcode for ADD and LDA instructions are 1 and 5 Respectively.
(a) The Contents of the IR ,The PC, The MAR ,The MDR and A are at the conclusion of instruction 40 are shown below:
IR=560, PC=41,MAR=60, MDR=724
(b) The Contents of each register as each step of the fetch -execute cycle is performed for instruction 41 are as following:
Step 1:
IR=560, PC =41,MAR=41,MDR=161,A=724
Step 2:
IR= 161,PC=42,MAR=41,MDR=161,A=724
Step 3:
IR=161,PC=42,MAR=61,MDR=006,A=724
Step 4:
IR = 161,PC=42,MAR=61,MDR=006, A=730
LITTLE MAN Computing Suppose that the following instructions are found at the given locations in memory:...
[20 pts] 5- Consider the following hypothetical 1-address assembly instruction called "Store Accumulator Indirect with Post-increment" of the form STA (x)- : M(M(x)) ← AC, M(x) ← M(x)+1 Suppose we want to implement this instruction on the pseudo-CPU discussed in class augmented with a temporary register TEMP. An instruction consists of 16 bits: A 4-bit opcode and a 12-bit address. All operands are 16 bits. PC and MAR each contain 12 bits. AC, MDR, and TEMP each contain 16 bits,...
20 pts] 2- Consider the internal structure of the pseudo-CPU discussed in class augmented with a single-port register file (i.e., only one register value can be read at a time) containing 32 8-bit registers (RO-R31) and a Stack Pointer (SP). Suppose the pseudo-CPU can be used to implement the AVR instruction ICALL (Indirect Call to Subroutine) with the format shown below: 10001 10101 00001 10011 ICALL pushes the return address onto the stack and jumps to the 16-bit target address...