Question

please help

3] An SRAM chip's address is 12-bit wide, and the data is 8-bit wide. Four of these chips are to be used, to encompass 16-bit address ranges (where each character below represents a HEX digit): . CxxX In each case, "xxx" spans 0 00to FFF. Each chip has a chip enable (CE) input in negative logic. Design the system using four 4-input gates for decoding (and no decoder chip). Fully label your diagram for clarity and completeness

Answer 1

There are fou 5RAn chips hose addvess is (2-bit wide and the dato is g-it coide To design 6bit oddress sangesthe fivst chip show Le enabled f the ust foutnsal s of the addvess are Sila chip enables for o100, Siilaily for chi Ais A, The desig n ;s skoon below 2x8 СЕ 4is A12 贬! As As An 22 x8 Ais CE Ao Au c S Do Al4