A processor is designed such that the clock of the processor runs at 1 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes.
Instruction Type |
Frequency |
Cycles |
Load & Stores |
25% |
10 cycles |
Arithmetic Instructions |
65% |
6 cycles |
Branch instructions |
10% |
4 cycles |
(a) Calculate the CPI for the above benchmark.
(b) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new clock speed (in GHz)?
(c) Assume only the load & stores instructions are speed up by 5 times and their frequency is increased to 50% (Arithmetic instructions drop to 40%), what is the overall speedup of the processor?
(d) Assume only the load & stores instructions are speed up by 5 times and their frequency is increased to 50% (Arithmetic instructions drop to 40%), what is the overall speedup of the processor using Amdahl's Law this time?
(a)
If we say that there are 100 instructions, then:
25 of them will be loads and stores.
65 of them will be arithmetic instructions.
10 of them will be branch instructions.
Clock cycles per 100 instructions are
(25 * 10) + (65 * 6) + (10 * 4) = 680 cycles/100 instructions
Therefore, there are 6.8 Cycles per instruction.
(b)
Clock time = 1/Cycle Time
Cycle Time = 1/Clock Time
Cycle Time = 1/(109) = 10-9
The cycle time is then increased by 40%:
(10-9) * 1.4 = 1.4 * 10-9
The new clock rate is thus:
1/(1.4 * 10-9) = 0.71 GHz.
(c)
CPI old = 6.8
CPI new = ((.5 * 10)/5) + (.4 * 6) + (.1 * 4) = 3.8
SpeedUp = 6.8 / 3.8 = 1.7
(d)
A processor is designed such that the clock of the processor runs at 1 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Inst...
Q.4 [10 points] A processor is designed such that the clock of the processor runs at 2.0 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 8 cycles Arithmetic Instructions 60% 6 cycles Branch instructions 15% 4 cycles (a) (2 points) Calculate the CPI for the above benchmark. (b) (4 points) Suppose the amount of registers are doubled, such that clock cycle time...
Given a processor that runs at 1GHz with the following: Instruction-------------- Frequency --------------Cycles Load & store ----------------25% --------------------10 arithmetic instructions------ 65% --------------------6 branch instructions -----------10%-------------------- 4 1) Calculate the CPI for the above. 2) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new clock speed (in GHz)? 3) Assume only the load & stores instructions are speed up by 5 times and their frequency is increased to 50% (Arithmetic instructions...
Problem 1 Assume that a processor with a clock rate of 1 GHz clock runs a benchmark program w mix of instructions given in the table below. Instruction class CPI FP INT Load/Store (L/S) Branch Instruction count 50 x 106 110 x 106 50 x 106 10 x 106 By how much must the CPI of L/S instructions be improved if the program is to run two times faster?
A non-pipelined processor has a clock rate of 1 GHz and an average instruction takes 9 cycles to execute. The manufacturer has decided to design a pipelined version of this processor. For this purpose, the instruction cycle has been divided into five stages with the following latencies: Stage 1 – 2.0 ns,Stage 2 – 1.5 ns, Stage 3 – 1.0 ns, Stage 4 – 2.6 ns, Stage 5 – 1.9 ns. Each stage will require an extra 0.4 ns for...
1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency Number of clock cycles ALU ops Loads Stores Branches 40 % 20 % 18% 22 % 4 4 The ALU ops (arithmetic logic unit ops) typically use operands in CPU registers and hence they take fewer clock cycles to execute. However, if you want to add a memory operand to a CPU register, then you would have to explicitly load it into a CPU...
Suppose we have developed new versions of a processor with the following characteristics: Version Voltage 1.5 V 1.2V Clock rate 2.4 GHz 3GHZ a) How much has the capacitive load varied between versions if the dynamic power has been reduced by 15%? Assuming that the capacitive load of version 2 is 70% the capacitive load of version 1, find the new voltage value for version 2 if the dynamic power of version 2 is reduced by 35% from version 1....