Given a processor that runs at 1GHz with the following: Instruction-------------- Frequency --------------Cycles Load & store ----------------25% --------------------10 arithmetic instructions----...
Given a processor that runs at 1GHz with the following:
Instruction-------------- Frequency --------------Cycles
Load & store ----------------25% --------------------10
arithmetic instructions------ 65% --------------------6
branch instructions -----------10%-------------------- 4
1) Calculate the CPI for the above.
2) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new clock speed (in GHz)?
3) Assume only the load & stores instructions are speed up by 5 times and their frequency is increased to 50% (Arithmetic instructions drop to 40%), what is the overall speedup of the processor?
Homework Answers
Add Answer to:
Given a processor that runs at 1GHz with the following: Instruction-------------- Frequency --------------Cycles Load & store ----------------25% --------------------10 arithmetic instructions----...
A processor is designed such that the clock of the processor runs at 1 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Inst...
A processor is designed such that the clock of the processor runs at 1 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 10 cycles Arithmetic Instructions 65% 6 cycles Branch instructions 10% 4 cycles (a) Calculate the CPI for the above benchmark. (b) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new...
Q.4 [10 points] A processor is designed such that the clock of the processor runs at...
Q.4 [10 points] A processor is designed such that the clock of the processor runs at 2.0 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 8 cycles Arithmetic Instructions 60% 6 cycles Branch instructions 15% 4 cycles (a) (2 points) Calculate the CPI for the above benchmark. (b) (4 points) Suppose the amount of registers are doubled, such that clock cycle time...
Assume for arithmetic, load/store, and branch instructions, a processor has CPls of 3, 15, and 7, respectively. Also as...
Assume for arithmetic, load/store, and branch instructions, a processor has CPls of 3, 15, and 7, respectively. Also assume that on a single processor a program requires the execution of 3.12E9 arithmetic instructions, 1.75E9 load/store instructions, and 512Million branch instructions. Assume that each processor has a 2.5GHz clock frequency. Assume that, as the program is parallelized to run over multiple cores, the number of arithmetic and load/store instructions per processor divided by 0.8xp ( where p is the number of...
Problem 1 Assume that a processor with a clock rate of 1 GHz clock runs a...
Problem 1 Assume that a processor with a clock rate of 1 GHz clock runs a benchmark program w mix of instructions given in the table below. Instruction class CPI FP INT Load/Store (L/S) Branch Instruction count 50 x 106 110 x 106 50 x 106 10 x 106 By how much must the CPI of L/S instructions be improved if the program is to run two times faster?
Assume for arithmetic, load/store, and branch instructions, a processor core has CPIs of 1,12 and 5...
Assume for arithmetic, load/store, and branch instructions, a processor core has CPIs of 1,12 and 5 respectively. Also assume that on a single processor core a program requires the execution of 2.56E9 arithmetic instructions, 1.28E9 load/store instructions, and 256.0E6 branch instructions. Assume all processor cores run at 2 GigaHertz. Assume that, as the program is parallelized to run over multiple processor cores, the number of load/store instructions per processor core is divided by .5 times p for all number of...
1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency...
1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency Number of clock cycles ALU ops Loads Stores Branches 40 % 20 % 18% 22 % 4 4 The ALU ops (arithmetic logic unit ops) typically use operands in CPU registers and hence they take fewer clock cycles to execute. However, if you want to add a memory operand to a CPU register, then you would have to explicitly load it into a CPU...
A program executes 10 billion instructions. It executes on an Intel processor that has an average...
A program executes 10 billion instructions. It executes on an Intel processor that has an average CPI of 1.5 and a clock frequency of 2 GHz. How many seconds does the program take to execute? What is the cycle time of this Intel processor? Assume that an AMD processor takes 6 seconds to execute the program. What is the speedup provided by the Intel processor, relative to the AMD processor
A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides...
A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides the percentage of executed instructions for each type of instruction. Instruction Executed P ipeline CPU type instructions (%) w/o hazards ALU 29.4 Load 29.7 Store 14.7 Branch 26.2 2 (w/o prediction) 27% of the load instructions are followed by instructions that need the data being loaded, 47% of the branches are actually.not taken, please assume not taken prediction. a) Please determine the overall cycles...
Assume an memory hierarchy with unified data and instruction memories, miss rate equal to 15%, miss penalty equal to 90 cycles, 25% Load/Store instructions, TLB miss ratio per TLB access equal to 6% a...
Assume an memory hierarchy with unified data and instruction memories, miss rate equal to 15%, miss penalty equal to 90 cycles, 25% Load/Store instructions, TLB miss ratio per TLB access equal to 6% and TLB miss penalty equal to 80 cycles. What is the realistic CPI of this system if the ideal CPI is 1.5? What is the speedup compared to not having TLB? What would be the speedup if the TLB could hold every entry?
Compute CPl of the following mix of instructions. Instruction type Instruction-mix in a program of 100...
Compute CPl of the following mix of instructions. Instruction type Instruction-mix in a program of 100 instructions 15 25 15 35 Cycles Store Load Branch Integer arithmetic Integer shift 1 2 4 1 1 10 Integer multi
Q.4 [10 points] A processor is designed such that the clock of the processor runs at 2.0 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 8 cycles Arithmetic Instructions 60% 6 cycles Branch instructions 15% 4 cycles (a) (2 points) Calculate the CPI for the above benchmark. (b) (4 points) Suppose the amount of registers are doubled, such that clock cycle time...
Assume for arithmetic, load/store, and branch instructions, a processor has CPls of 3, 15, and 7, respectively. Also assume that on a single processor a program requires the execution of 3.12E9 arithmetic instructions, 1.75E9 load/store instructions, and 512Million branch instructions. Assume that each processor has a 2.5GHz clock frequency. Assume that, as the program is parallelized to run over multiple cores, the number of arithmetic and load/store instructions per processor divided by 0.8xp ( where p is the number of...
Problem 1 Assume that a processor with a clock rate of 1 GHz clock runs a benchmark program w mix of instructions given in the table below. Instruction class CPI FP INT Load/Store (L/S) Branch Instruction count 50 x 106 110 x 106 50 x 106 10 x 106 By how much must the CPI of L/S instructions be improved if the program is to run two times faster?
1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency Number of clock cycles ALU ops Loads Stores Branches 40 % 20 % 18% 22 % 4 4 The ALU ops (arithmetic logic unit ops) typically use operands in CPU registers and hence they take fewer clock cycles to execute. However, if you want to add a memory operand to a CPU register, then you would have to explicitly load it into a CPU...
A program executes 10 billion instructions. It executes on an Intel processor that has an average CPI of 1.5 and a clock frequency of 2 GHz. How many seconds does the program take to execute? What is the cycle time of this Intel processor? Assume that an AMD processor takes 6 seconds to execute the program. What is the speedup provided by the Intel processor, relative to the AMD processor
A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides the percentage of executed instructions for each type of instruction. Instruction Executed P ipeline CPU type instructions (%) w/o hazards ALU 29.4 Load 29.7 Store 14.7 Branch 26.2 2 (w/o prediction) 27% of the load instructions are followed by instructions that need the data being loaded, 47% of the branches are actually.not taken, please assume not taken prediction. a) Please determine the overall cycles...
Compute CPl of the following mix of instructions. Instruction type Instruction-mix in a program of 100 instructions 15 25 15 35 Cycles Store Load Branch Integer arithmetic Integer shift 1 2 4 1 1 10 Integer multi
Most questions answered within 3 hours.
-
Industry: Telecommunications in India
Here, you need to discuss the sources of the growth pattern
and...
asked 1 hour ago -
Hydrobromic acid
dissolves solid iron according to the followiaung reaction:
Fe(s)+2HBr(aq)→
FeBr2(aq)+ H2(g)
Part A. What...
asked 2 hours ago -
Verify the following vector identity in SPHERICAL
COORDINATES.
div(curl(A)) = 0
asked 4 hours ago -
The work function (Φ) for a metal is 7.50×10-19 J.
What is the longest wavelength (nm)...
asked 5 hours ago -
1. Would the following procedural changes cause the
calculated mass percent Ni2+ ion in Ni(NH3)nCl2 to...
asked 6 hours ago -
1. Why does the voltage of the capacitor vary with frequency?
where does this missing voltage...
asked 8 hours ago -
p p please write each step out clearly
3. A manager of a company is considering...
asked 7 hours ago -
On October 1, Ebony Ernst organized Ernst Consulting; on October
3, the owner contributed $83,540 in...
asked 8 hours ago -
A.)As an electron moves through a region of space, its speed
decreases from 9.60 × 106...
asked 8 hours ago -
In java with the netbeans program do:
Through object programming
Create a class "ContadorP", which is...
asked 8 hours ago -
Pattern Corporation acquired all of Science
Company's outstanding stock on January 1, 2016 for $600,000 cash....
asked 8 hours ago -
Here are all accounts Tyler Co. maintains.
Tax expenses $4,750
Common stocks $48,840
SG&A expenses $2,500...
asked 8 hours ago