Question

Compute CPl of the following mix of instructions. Instruction type Instruction-mix in a program of 100 instructions 15 25 15 35 Cycles Store Load Branch Integer arithmetic Integer shift 1 2 4 1 1 10 Integer multi

0 0
Add a comment Improve this question Transcribed image text
Answer #1

CPI = sigma{i}(IC{i}*CC{i} / IC

Where {\displaystyle IC_{i}}{\displaystyle IC_{i}} is the number of instructions for a given instruction type {\displaystyle i}i, {\displaystyle CC_{i}}{\displaystyle CC_{i}} is the clock-cycles for that instruction type and {\displaystyle IC=\Sigma _{i}(IC_{i})}{\displaystyle IC=\Sigma _{i}(IC_{i})} is the total instruction count. The summation sums over all instruction types for a given benchmarking process.

CPI = (15*1 + 25*2 + 15*4 + 35*1 + 5*1 + 5*10)/100 = 2.15 ans

Add a comment
Know the answer?
Add Answer to:
Compute CPl of the following mix of instructions. Instruction type Instruction-mix in a program of 100...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Given a processor that runs at 1GHz with the following: Instruction-------------- Frequency --------------Cycles Load & store ----------------25% --------------------10 arithmetic instructions----...

    Given a processor that runs at 1GHz with the following: Instruction-------------- Frequency --------------Cycles Load & store ----------------25% --------------------10 arithmetic instructions------ 65% --------------------6 branch instructions -----------10%-------------------- 4 1) Calculate the CPI for the above. 2) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new clock speed (in GHz)? 3) Assume only the load & stores instructions are speed up by 5 times and their frequency is increased to 50% (Arithmetic instructions...

  • A processor is designed such that the clock of the processor runs at 1 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Inst...

    A processor is designed such that the clock of the processor runs at 1 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 10 cycles Arithmetic Instructions 65% 6 cycles Branch instructions 10% 4 cycles (a) Calculate the CPI for the above benchmark. (b) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new...

  • c. Performance: Company A's processor and Company B's processor are benchmarked on the same program. The...

    c. Performance: Company A's processor and Company B's processor are benchmarked on the same program. The CPI of the component instructions that are executed in the program are shown above for each processor. Additionally, the number of instructions of each type is provided. Company A 5 Branch CPI Load/Store CPI Arithmetic CPI 7 1 Company B 4 Branch CPI Load/Store CPI Arithmetic CPI 9 1 Program Instruction Count Branch Load/Store Arithmetic CPL 1.2x109 1.67x1010 1.5x1011 i. Assume Company A has...

  • Assume for arithmetic, load/store, and branch instructions, a processor has CPls of 3, 15, and 7, respectively. Also as...

    Assume for arithmetic, load/store, and branch instructions, a processor has CPls of 3, 15, and 7, respectively. Also assume that on a single processor a program requires the execution of 3.12E9 arithmetic instructions, 1.75E9 load/store instructions, and 512Million branch instructions. Assume that each processor has a 2.5GHz clock frequency. Assume that, as the program is parallelized to run over multiple cores, the number of arithmetic and load/store instructions per processor divided by 0.8xp ( where p is the number of...

  • Problem 2. Probability of occurrence Program A Program B (commercial) (scientific) Instruction type Consider the instruction...

    Problem 2. Probability of occurrence Program A Program B (commercial) (scientific) Instruction type Consider the instruction mixes in the given figure. Suppose that the system's clock frequency is 100 MHz, and all instructions except floating point instructions have an average execution time of 10 ns. (a) What is the average execution time of floating-point instructions if the overall average execution time per instruction for Program B is 18.1 ns? 15 pts. (b) What is the CPI for Program B? 20...

  • Q.4 [10 points] A processor is designed such that the clock of the processor runs at...

    Q.4 [10 points] A processor is designed such that the clock of the processor runs at 2.0 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 8 cycles Arithmetic Instructions 60% 6 cycles Branch instructions 15% 4 cycles (a) (2 points) Calculate the CPI for the above benchmark. (b) (4 points) Suppose the amount of registers are doubled, such that clock cycle time...

  • 1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency...

    1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency Number of clock cycles ALU ops Loads Stores Branches 40 % 20 % 18% 22 % 4 4 The ALU ops (arithmetic logic unit ops) typically use operands in CPU registers and hence they take fewer clock cycles to execute. However, if you want to add a memory operand to a CPU register, then you would have to explicitly load it into a CPU...

  • A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides...

    A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides the percentage of executed instructions for each type of instruction. Instruction Executed P ipeline CPU type instructions (%) w/o hazards ALU 29.4 Load 29.7 Store 14.7 Branch 26.2 2 (w/o prediction) 27% of the load instructions are followed by instructions that need the data being loaded, 47% of the branches are actually.not taken, please assume not taken prediction. a) Please determine the overall cycles...

  • 1. The MIPS instruction set includes several shift instructions. They include logical-shift-left ...

    1. The MIPS instruction set includes several shift instructions. They include logical-shift-left (sll), logical-shift-right (srl), and arithmetic-shift-right (sra). [2 +2 4 points] a) Why does not MIPS offer an "arithmetic-shift-left (sla)" instruction? b) Write a MIPS code to implement the logical-shift-left (sll) instruction for a machine that did not have this particular instruction? In other words, you have to write the equivalent of the sll instruction using mul, add and other instructions. Try writing the equivalent of sll Ss1, Ss2,...

  • Please give the answer in details (computer architecture topic) 7. Suppose that a workload has baseline...

    Please give the answer in details (computer architecture topic) 7. Suppose that a workload has baseline CPl of 1.0, and on the average uses one branch instruction every 9 other instructions (10%) and suppose that the branch is taken only 25% of the time. Compare the following two options for handling this by computing the overall CPl: (a) Always assume that the branch is not taken, but if the branch is taken, the branch take 4 cycles due to cleanup,...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT