Question

16.2. Consider the PMOS common-source stage shown in Fig. 16.38. We wish to utilize this circuit as a logical inverter. Compu
10Bert st 90 VDD VinoM1 Vout RD Figure 16.38
16.2. Consider the PMOS common-source stage shown in Fig. 16.38. We wish to utilize this circuit as a logical inverter. Compute the low and high output levels if (W/L), 20/0.18 and RD 5 k2. As- sume the input swings from zero to VDD
10Bert st 90 VDD VinoM1 Vout RD Figure 16.38
0 0
Add a comment Improve this question Transcribed image text
Answer #1

Ans 2 /0.16 VDD Rp 5 RD TiT DD when Caie 1 Vin Condion PMOS thia Cale Sn ce flawing urrent There will be no c Ahus Circuit thatuvalion We know that the Flawing through he eurrt transitar i iven by (Vis- Vin)1Vs 2 equation Aimpl To the a wme Top Co (V

Add a comment
Know the answer?
Add Answer to:
16.2. Consider the PMOS common-source stage shown in Fig. 16.38. We wish to utilize this circuit...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT