It is necessary to generate six repeated timing signals T0 through T5 similar to the one...

It is necessary to generate six repeated timing signals T₀ through T₅ similar to the ones shown in Fig. 6.17 (c). Design the circuit using (HDL—see Problem 6.46.):

(a) flip-flops only.

(b) a counter and a decoder.