List the functional units (Instruction memory, Register file, ALU, Data memory) that will be used by...

Question

Question

List the functional units (Instruction memory, Register file, ALU, Data memory) that will be used by...

List the functional units (Instruction memory, Register file, ALU, Data memory) that will be used by the CBZ instruction class

		Instruction Memory
		Register file
		ALU
		Data Memory

More then one choice can be selected.

engineering Electrical-Engineering

Add a comment Improve this question Transcribed image text

Answer 1

Similar Homework Help Questions

List the functional units (Instruction memory, Register file, ALU, Data memory) that will be used by...

List the functional units (Instruction memory, Register file, ALU, Data memory) that will be used by the STUR instruction class Instruction Memory Register file ALU Data Memory UESTION 5 List the functional units (Instruction memory, Register file, ALU, Data memory) that will be used by the B instruction class Instruction Memory Register file OALU Data Memory UESTION 6 List the functional units (Instruction memory, Register file, ALU, Data memory) that will be used by the CBZ instruction class Instruction Memory...
M1 M3 32-bit pgm. ctr. 32-bit adder register unit 4 data in data memory instr. decoder ALU instru...

M1 M3 32-bit pgm. ctr. 32-bit adder register unit 4 data in data memory instr. decoder ALU instruction memory addr. in M2 addr. in data out dst r data out data in offset operation 2. Can the system in the above figure handle multiplication? Why or why not? M1 M3 32-bit pgm. ctr. 32-bit adder register unit 4 data in data memory instr. decoder ALU instruction memory addr. in M2 addr. in data out dst r data out data in...
Assume that the operation times for the major functional units in the Single -Cycle implementation are...

Assume that the operation times for the major functional units in the Single -Cycle implementation are the following; a) Instruction Memory Unit: 2 ns b) Data Memory Unit (Read): 3 ns c) Data Memory Unit (Write): 4 ns d) ALU: 2 ns e) PC + 4 Adder: X ns f) Branch address computation Adder: Y ns g) Register File (Read): 1 ns h) Register File (Write): 2 ns Assuming that Multiplexors, Sign-Extension Units and Wires have negligible delays, find the...

PCSrc Add ALU Add result Shift left 2 Read register 1Read Read register 2 Write register Write da...

PCSrc Add ALU Add result Shift left 2 Read register 1Read Read register 2 Write register Write data RegWrite Read ALU operation MemWrite data 1 MemtoReg Zero ALU ALUAddresS data Instruction Registers Read Read Instruction MI IMI memory WriteData data memory 16 Sign- MemRead extend 3, (4 points) For question#2, in the datapath as shown in Fig. 1, assume that one of the following control signals has a stuch-at-0 fault, meaning that the signal is always 0, regardless of its...
Suppose the times required by each of the functional units of a MIPS processor to do...

Suppose the times required by each of the functional units of a MIPS processor to do their work are: Instruction Memory: 400 ps Data Memory: 400 ps ALU: 300 ps Register file: 200 ps lgnoring the overhead introduced by the pipeline registers, what is the maximum speedup achieved by the pipelined processor with fetch, decode, execute, memory and write back stages vis-a-vis the single-cycle processor? Give your answer to two decimal places.
Question 1 Figure 1 shows a datapath for R-type instructions which consits of a register file...

Question 1 Figure 1 shows a datapath for R-type instructions which consits of a register file and an arithmetic logic unit (ALU). These instructions are also known as aritmetic-logical- instructions since they perform aritmetic or logical operations. The register file contains all the registers and provides two read ports and one write port. The register file always provides the contents of the registers corresponding to the read register inputs on the outputs, while the writes must be explicitly controlled with...

6. Consider a datapath similar to the one in figure below, but for a processor that only has one type of instruction: unconditional PC-relative branch. What would the cycle time be for this dat...

6. Consider a datapath similar to the one in figure below, but for a processor that only has one type of instruction: unconditional PC-relative branch. What would the cycle time be for this datapath? PCSrc Add ALU Add result Shift +( left 2 Read register 1 ALUSrc, 4 ALU operation PCRead PC-address Read data 1 Registers Read data 2 MemWrite Zero ALU ALU-I Address MemtoReg Instruction register 2 Instruction | Write Read data-M register Write Lu memory Write Data data...
Using the register and data memory contents listed in the table below, after executing the instruction:...

Using the register and data memory contents listed in the table below, after executing the instruction: mov.b WREG, 0x1001 What are the contents of 0x1000? Using the register and data memory contents listed in the table in Q7, after executing the instruction: mov #0x1001, W0 What are the contents of 0x1000? 7. Using the register and data memory contents listed in the table below, after executing the instruction: mov.b WREG, Ox1001 What are the contents of Ox1000? ANSWER: Data Memory...
Modify the circuit to support a MFCC instruction. MFCC Rd instruction: Move From Condition Codes MFCC copies into the fo...

Modify the circuit to support a MFCC instruction. MFCC Rd instruction: Move From Condition Codes MFCC copies into the four rightmost bits of Rd the values of the ALU signals Carry (C), Overflow (O), Zero (Z) and Negative (N) as they were set by the previous R- type instruction. The remaining 28 bits of Rd are set to zero. Describe the changes and additions needed for the single-cycle MIPS processor datapath and control to support this instruction. Hints: 1) MFCC...

Question 5 0.25 pts What is the value of the MemWrite control signal? Question 6 0.25 pts What is the value of the ALUSrc control signal? Add Add Sum--(1 4 Shift left 1 Branch MemRead Instruction [6-...

Question 5 0.25 pts What is the value of the MemWrite control signal? Question 6 0.25 pts What is the value of the ALUSrc control signal? Add Add Sum--(1 4 Shift left 1 Branch MemRead Instruction [6-0] ControMemtoReg MemWrite ALUSrc RegWrite Instruction [19-15]Read Read register 1 Read Read data! PCaddress Instruction [24-20] Zero ALU ALU result register 2 Instruction 31-0 Instruction [11-7 Read1 Address data | Write Read register daiaALU | M Instruction memory Write data Registers Write Data data...

List the functional units (Instruction memory, Register file, ALU, Data memory) that will be used by...

Homework Answers

Request Answer!