With the circuit in the figure below we obtained the waveforms that can be visualized in the graph (Vsec peak: 17V / 60Hz, C = 653 uF, R = 60Ω, RL = 60Ω, Vz = 5V and rz = 5Ω). Vd on = 0.7V
a) Analyzing the circuit and waveforms, which components are not
working Justify.
*************************************************************************************************
Then the components that were not working are replaced, answer
:
b) What is the peak voltage (Vp) in the capacitor and in the zener?
Justify.
c) What is the amplitude of the ripple voltage (Vrp) in the
capacitor and in the zener? Justify
first of all the circuit given is of a 5V regulated power supply
a) from analyzing the circuit and waveform the issue is with the zener diode it's reverse breakdown voltage is 5V and so obviously the waveform across it should be 5V rather than 7.6V as shown in graph.
b)When the zener diode is replaced with working one , the Vp across capacitor will not have any change as we can see from the graph itself the voltage across it is correct , will explain how
secondary peak voltage Vsec peak is =17V
and as two diodes are conducting on both half cycles so the drop would be=Vd on2= 0.72=1.4V
and peak voltage(Vp) in capacitor =Vsec voltage-Vd on2= 17V-1.4V=15.6V
and this correct in waveform.
and the peak voltage(Vp) in the Zener diode will be it's breakdown voltage, (used here as regulator -
that is reverse biased)=5V
C)The amplitude of ripple voltage(Vrp) in the capacitor will be same as that of shown in figure= 15.6V-12.6
=3V.
and the zener diode regulator will not have any ripples and so that amplitude of ripple voltage (Vrp) =0V
the same can be observed by simulation, for reference i attached here the same circuit done in LT spice with secondary voltage 17V,60HZ the circuit and please note that here 6.2V zener is used as 5V precise zener is not available, but we can observe and understand how it works .
we can observe that as zener is 6.2 we obtain 6.2V wave across it as shown above ,in our case it will be 5V that is the only difference, and ripple voltage is 0 .
With the circuit in the figure below we obtained the waveforms that can be visualized in...
With the circuit in the figure below we obtained the waveforms that can be visualized in the graph (Vsec peak: 17V / 60Hz, C = 653 uF, R = 60Ω, RL = 60Ω, Vz = 5V and rz = 5Ω). Vd on = 0.7V a) Analyzing the circuit and waveforms, which components are not working Justify. ************************************************************************************************* Then the components that were not working are replaced, answer : b) What is the peak voltage (Vp) in the capacitor and in...
The circuit below was assembled and the obtained waveforms can be seen in the graph (Vsecpico: 17V / 60Hz, C = 653 uF, R = 60Ω, RL = 60Ω, Vz = 5V and rz = 5Ω). Use the constant voltage drop model for diode VDon = 0.7V a) Analyzing the circuit and waveforms, which components are open (burned)? Justify. When replacing the burnt components with new ones b) What is the peak voltage (Vp) in the capacitor and in the...
nde) Figare 18 Circuit for Problem 15 Analysis 1. Plot the input and output vollage wavefoems nlt) and lt) as wel as the capacitor current iclt) for the input wavelorm shown in Fig ure 1.10 on the next page, Assume the capacitoris initially discharged 2 Determine the following numerical descriptors for lf) and iclf (a) Voltage values of t) at times-250, 650, and 960ms. (b) Peak capacitor current t Discass the relationship between the plots of the capacitor current ic(t)...
A common source amplifier circuit based on a single n-channel MOSFET is shown in Figure 4b. Assume that the transconductance gm-60 mS (equivalent to mA/ V) and drain source resistance, os, is so large it may be neglected. 0) Calculate the open circuit voltage gain Av Yout/ Vis. i) The amplifier has a load of 10 k2. Determine the current gain Va. = 12 V 150k 4k3 Vout Vin 200k GND = 0 V Figure 4b a) State the name...
02 +Vo D3 Rgare 18 Circuit for Problem 1 Analysis 1. Copy the circuit of Figure 1.8 and sketch the ow of pesitive curment throughout the entire circuit for o>0. Repeat for n ce 2. Plot two periods of nlt) and s) for each of the thee input wave shown in Figune 17 on page 37 fom output t (a) Feak value, and b) Eflective DC value, also known as RMS value NotTE These and are therefore optional 4. Determine...