Reorganize the code sequence in the figure below to reduce the number of NOOPs. IE Load...

Question

Question

IE Load rA -M Load B-M Add C rA+B Store M-C Branch x NOOP DIE ITIE (b) Two-stage pipelined timing

Reorganize the code sequence in the figure below to reduce the number of NOOPs.

engineering Computer-Science

Add a comment Improve this question Transcribed image text

Answer 1

Answer #1

Solution for the problem is provided below, please comment if any doubts:

The NOOPs are inserted in order to reduce the pipeline hazards.

The instruction can be reorganized such a way that the original execution scenario of the program is not altered so that the pipeline hazards can be reduced so that the number of NOOPs can also reduced.

The instructions are:

Load rA <-M

Load rB <-M

Add rC <-rA+rB

Store M<-rC

Branch X

The first two load and the subsequent Add using the loaded registers will results in NOOP, it can be avoided by placing the Branch X in instruction after the two load. Sinc the Bracnch instruction don’t have any relation with the load, the NOOPs can be reduced.

Thus the rearranged code sequence is:

Load rA <-M

Load rB <-M

Branch X

Add rC <-rA+rB

Store M<-rC

Add a comment

Answer 2

Similar Homework Help Questions

Reorganize the code sequence in the figure below to reduce the number of NOOPs.

Reorganize the code sequence in the figure below to reduce the number of NOOPs. Load rA ← M Load rA←M IE D Load rB←M Load rB←M Store M rC Branch X Store M←rC Branch X NOOP E D (a) Sequential execution (b) Two-stage pipelined timing Load rA ← M Load rB←M NOOP Load rA ← M Load rB←M NOOP NOOP Add rC←rA+rB Store M←rC BranchX NOOP NOOP EID E D Store MrC Branch X NOOP (c) Three-stage pipelined timing (d)...
RISC machines than in superscalar processuIS. (c) Show the pipeline activity for the following code fragment with a...

RISC machines than in superscalar processuIS. (c) Show the pipeline activity for the following code fragment with and without applying the delayed branch technique. Assume that there are three pipeline stages (fetch-decode, address calculation, data movement) for load and store instructions and two stages (fetch-decode, execute) for ALU instructions. Address Instruction Comment 100 LOAD RA,X X ->RA 101 LOAD RB,Y ADD RA,RB RA RB -> RA 102 103 104 JUMP 106 ADD RB,1 STORE Y, RB STORE X,RA RB-> Y...
Consider the following assembly code. 1. 1, LOAD R, #1 2, LOADS, #1 3, LOAD T, #(k-3) 4. ADD AC, R, S 5. LOAD R, S 6. LOAD S, AC 8. BRP 4, T 9. STOR AC, M where R, S, T, AC are is addressing and...

Consider the following assembly code. 1. 1, LOAD R, #1 2, LOADS, #1 3, LOAD T, #(k-3) 4. ADD AC, R, S 5. LOAD R, S 6. LOAD S, AC 8. BRP 4, T 9. STOR AC, M where R, S, T, AC are is addressing and BRP stands for "branch if positive". sters, M is a memory location, # indicates immediate (a) Explain what this code computes (assuming that k is a natural number greater than two). (6 marks)...

2. (a) Briefly describe the compiler-based register optimization technique (typically (4 marks) (b) Describe the delayed branch technique and explain why it is more common in (4 marks) tetch, ind...

2. (a) Briefly describe the compiler-based register optimization technique (typically (4 marks) (b) Describe the delayed branch technique and explain why it is more common in (4 marks) tetch, indirect and moon used for RISC machines). (c) Show the pipeline activity for the following code fragment with and without applying the delayed branch technique. Assume that there are three pipeline stages (fetch-decode, address calculation, data movement) for load and store RISC machines than in superscalar processors. instructions and two stages...
A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides...

A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides the percentage of executed instructions for each type of instruction. Instruction Executed P ipeline CPU type instructions (%) w/o hazards ALU 29.4 Load 29.7 Store 14.7 Branch 26.2 2 (w/o prediction) 27% of the load instructions are followed by instructions that need the data being loaded, 47% of the branches are actually.not taken, please assume not taken prediction. a) Please determine the overall cycles...
Example 13.6: For the figure below, a) Draw AC and DC load lines for both transistors...

Example 13.6: For the figure below, a) Draw AC and DC load lines for both transistors b) Calculate the overall voltage gain Avs vo/v,. c) Find v(max) which produces maximum undistorted output voltage 9V 오 Q, Q2 1.3k Rcz hFE hte 100 Rc1 2.2k VBE = 0.6V -o Vo Co Q2 C. R. HH Q1 200Q RE1 1.8kQ CE 6000 Figure 13.10: A DC-coupled two-stage BJT amplifier for Example 13.6. Example 13.6: For the figure below, a) Draw AC and...

The Fibonacci sequence F is defined as F(1) = F(2) = 1 and for n>= 2,...

The Fibonacci sequence F is defined as F(1) = F(2) = 1 and for n>= 2, F(n + 1) = F(n) + F(n − 1) i.e., the (n + 1)th value is given by the sum of the nth value and the (n − 1)th value. 1. Write an assembly program typical of RISC machines for computing the kth value F(k), where k is a natural number greater than 2 loaded from a memory location M, and storing the result...
4. In the cascaded arrangement of two amplifiers shown below, the second stage acts as the load f...

4. In the cascaded arrangement of two amplifiers shown below, the second stage acts as the load for the first stage. Vcc 15V R1 C R5 1.5k2 C2 4.7uF 75(2 Vi Q1) β-150 To40 k2 Q2) α: 0.995 5k2 Vsia(ヘ R6 6.2kΩ R4 Ra stage one stage two a) What type of amplifier is stage one? b) Find the DC values of IB, Ic, and VcE for stage one. c) Determine Ri, Ro, and Avnl for stage one. d) What...
Example 13.4: For the figure below, a) Draw AC and DC load lines for both transistors....

Example 13.4: For the figure below, a) Draw AC and DC load lines for both transistors. b) Calculate the overall voltage gain Avs o/vs c) Find s(max) which produces maximum undistorted output voltage. 20V Q1 Q2 hFE=htp= 100 100k2 Rc 1k R VBE 0.6V R2>100k Q2 R. Cc Q1 Co 1kn o Vo R1 10k RE2 1k RL1K2 RE1 1kn CE Figure 13.6: An AC-coupled two-stage BJT amplifier for Example 13.4. Example 13.4: For the figure below, a) Draw AC...

electromagnetic fields theory If a load with a mass of m Ig is placed on the loop as shown in Figure 2, investigate...

electromagnetic fields theory If a load with a mass of m Ig is placed on the loop as shown in Figure 2, investigate the required length of 1 in order to make the load levitates while keeping (ii) the distance of the load to the infinite wire at 2.1 cm distance shown in (the same Figure 2). Then, suggest a method that can effectively reduce the length of l. Given that the gravity acceleration is g 9.8 m/s2. 15 Marks]...

Reorganize the code sequence in the figure below to reduce the number of NOOPs. IE Load...

Homework Answers

Add Answer to:
Reorganize the code sequence in the figure below to reduce the number of NOOPs. IE Load...

Post as a guest

Earn Coins