Question

13. 25% se Elmore delays to find the longest path in the network of gates shown below to Cgnun?t-Cgpunit-Cdnunit-Cdpunit, and there are no wire delays. <B out, assuming all transistors are unit size and all inputs arrive at the same time. Assume C in U7 U2 U6 U9 U1 U4 US8 S out U3 BinH U5 C out NAND XOR A«B out U14 U16 U13 A-B out A B inh

Answer 1

Ug rn Us U 3 Td Td Us Bin Cout YOR ACB ou Bout A 7Bin To get A Bout de lay ? All gates are having sama delou tolal from ul-u ff, each沪te de laulis td 'then to get AL Bout, time taken usin be 4td