Question

EEET-2251: Course & Projoct Guide 2018 EEET-2251: Cousc &Projoct Guide 2018 affic Light Controller A single switch must set your HC74 based state machine to the initial state (the U state This lab will get you to design a simple controller for a pedestrian crossing based on synchronous digital logic. You will master several design and construction methods- The clock signal from your 555 clock generator circuit will be used as the clock source for the flip flop devices. The +5v power can also come from this board For troubleshooting purposes, you can change your clock generator from free run mode to single step mode by changing the jumper JP2 from position F to S. This will allow you to use the moentary switch on the clock generator board to single step through your traffic light controller The state diagram for the traffic light controller is shown below. Note the numbering of the states depends on the last digit of your student number For testing you must have flip-flops inputs and outputs drive a small LED, as well as LEDs for each traffic light One switch must be able to sct your flip-flops to the state U Convert a problem statement to a state diagram. Convert a state diagram to a truth table . Convert a truth table to minimized boolean logic using K-Maps. Construct and test the circuit using HC logic on a breadboard. Last digit of State numbering Student # | TA.TW.TS.U U: Unuscd state NSR, Wait PRELIMINARY LAB SESSION: in a previous lab you tested a real gates on your breadboard before using them in your design. In the same manner this lab will test a single D flip-flop using an HC74 flip-flop IC as this will be the basis of your circuit for this lab. You should use your clock board as a source of power and clock signal. Use switches to drive your circuit and LEDs to show outputs. Your tutor will be looking for the following to be neatly in your log book 10, 0, 11, 00 00. 01, 10. 11 00, 10, 11, 01 00. 10, 01. 11 00, 11, 10, 01 11. 01, 00, 10 1,01, 10, 00 11. 10, 00. 01 1, 10, 01, 00 10. 00, 11. 01 TA:Traflic Active NSG. Wait switch pushcd A proper schenatic diagram ofyour test circuit. Be able to show the effect of all inputs on the flip-flop output Be able to explain to the tutor why an input pin should not be left floating (What does this mean for your circuit.) There will be other questions. Note the tutor will ask you at least one question based on the HC74 data sheet so make sure you have a copy and understand it. TW: Traffic Warning NSY, Wait TS: Traffic Stopped NSR. Go While there are no marks for this lab it is a great stepping stone for full lab which will be marked next week. Ignore this preliminary lab at your peril. SELF EVALUATION SHEET: as per Lab 2 you will need to fill out the self reflection sheet. See Lab 2 for details. SWITCH PUSHED: if the second last digit of your student number is even then switch pushed is active high (push gives +5v). if the digit is odd then the switch is active low (push gives 0v) THE TRAFFIC LIGHT: after completing the Lab 3 preliminary start work on Lab 3 proper The traffic light has the following properties- LOG BOOKS: all preliminary work and design work must be neatly written up in the log book. Get your tutor to sign your book every weck and start work carly The traflic lights in the north-south (NS) direction are NSR (red LED), NSY (yellow LED) and NSG (green LED) The pedestrian crossing lights are Wait (red LED) and Go (green LED). NS must remain green unless changed by the pedestrian by pushing the crossing switch. The DIP switch will be used for the pedestrian crossing switch. If you present a fully working project but your log book has no design work signed off by the tutor then you will get zero marks. To get help from your tutor you must have a prope design work such as K-Maps. r schematic of your circuit and relevant Copyright Dr. Pj Radcliffe 2018 Page 1021l Copyright Dr. Pj Radcliffe 2018 Page 1022

Can someone please show me a circuit diagram so i can see how to construct this on a bread board i am id 6 yhanks in advance

0 0
Add a comment Improve this question Transcribed image text
Know the answer?
Add Answer to:
Can someone please show me a circuit diagram so i can see how to construct this...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • how slove 4-34, 4-35, 4-36??? I dont know that! please hlep me! 306 □ CHAPTER 4/SEQUENTIAL CIRCUITS OTABLE 4-16...

    how slove 4-34, 4-35, 4-36??? I dont know that! please hlep me! 306 □ CHAPTER 4/SEQUENTIAL CIRCUITS OTABLE 4-16 State Table for Problem 4-33 Next State Input Output Present State 4-36 4-37 0 0 0 0 4-38 Design the circuit specified by Table 4-14 and use the sequence from Problen 4-31 (either yours or the one posted on the text website) to perform an automatic logic simulation-based verification of your design. 4 433. The state table for a sequential circuit...

  • The lab can be made in orcad but all I need is how to and the...

    The lab can be made in orcad but all I need is how to and the design. Please Read the problem carefully and answer as much as you can. Thank you!!! Part 2 T and D from JK 1. Using part 74107 (JK flip-flop), build a T and a D-flip. Do NOT put both designs on the same schematic page or in the same folder. 2. Create parts for each and run a simulation using the parts created. Part 3....

  • please show your work 4. Design a sequential circuit using D flip-flops that produces the following...

    please show your work 4. Design a sequential circuit using D flip-flops that produces the following state table: 1 Present Next QU Q.Qo Qu Q.Qo 0 00 XX 0 01 00 0 10 01 0 11 0 10 00 01 01 10 10 0 11 11 X XX 1 1 1 There are three bits of state split into a single bit Qu and an unsigned two-bit number Q1 Qo. You may assume that the counter does not start in...

  • How to convert this into a logic gate circuit? I need to use at least one...

    How to convert this into a logic gate circuit? I need to use at least one D-flip-flop next 01 01 01 State Output D1 DO 10 01 01 next 00 next 11 next 10 01 10

  • Its logic design my sequence is 127605 i need help with all this pages please and thank you

    Its logic design my sequence is 127605 i need help with all this pages please and thank you 27 60 Experiment 4 Six-State Up-Down Counter 1 Objective To become familiar with the design procedures of a counter, which are applicable to the design of other synchronous sequential circuits. 2 Problem description A six-state up-down counter is to be designed. Three flip-flops with outputs Q2,Qi and Qo are required in the design. As shown in Figure 1, the counter is initialized...

  • can you help me with this problem by drawing a circuit using D flip flops. Also...

    can you help me with this problem by drawing a circuit using D flip flops. Also i need the excitation equations. these are the answers 51 An FSM is defined by the state assigned table in Figure P8.1. Derive a circuit that realizes this FSM using D flip-flops. Present Output state 32.1 00 Next state w=0 20 = 1 Il In 10 11 01 00 11 00 10 01 Figure P8.1 State-assigned table for problems 8.1 and 8.2. 8.1. The...

  • Digital Logic Design Need help with homework. Also need to create Logisim circuit with results. T...

    Digital Logic Design Need help with homework. Also need to create Logisim circuit with results. Thank you! Your IDs gn project, spring semester Your name 19 Digital Logic Design. Mid-semester desi This is a synchronous counter design. Tables and Karnaugh maps are provided. Do this alone, do not consult with friends except for general structions guidance-I want to see your design. Design, Synchronous counter. (#2 of 3) (repeat). That is QdQcQbQa-0001 (one), 0010 (t Note: Qa is the I.s.b. Design...

  • please, Teacher, help me with this question step by step please and explain everything, my Teacher?...

    please, Teacher, help me with this question step by step please and explain everything, my Teacher? EENG 250 Lab 4 M&N Flip Flop Intorduction: There are four types of latches or flip flop designs that are commonly used in designs. However it is always possible to create a custom design. For example take the JK Flip Flop. It can be built using a D Flip Flop. This can be done using state diagram design processes. As shown in the example...

  • A combination circuit is specified by the following Boolean functions listed below. h(a, b, c) = b,c' + a'c Implement the circuit with a 3x8 decoder. Provide truth table and drawing the l...

    A combination circuit is specified by the following Boolean functions listed below. h(a, b, c) = b,c' + a'c Implement the circuit with a 3x8 decoder. Provide truth table and drawing the logic/circuit diagram. Use the block diagram for the decoder provided in Figure A4 in supplements. Please label the inputs and outputs clearly. Note: use single 3x8 decoder Question 2 (15 points] A priority encoder is an encoder circuit that includes the Truth Table of a priority function. The...

  • 2. (25 pts) Refer to the sequential circuit given below. Think about how you design a...

    2. (25 pts) Refer to the sequential circuit given below. Think about how you design a sequential circuit. Analyze the circuit by reversing the design process. - W Clock (1) Write down the excitation equations and output equation. (2) Write down the state assigned table. There should be four states: 00, 01, 10, and 11. (3) Write down the state table. (4) Draw the state diagram. (5) Describe the circuit behavior, i.e., the operation of the circuit.

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT