Answer:
1. System bus
2. L1, L2 AND L3
3. bus master
4. buffer
5.cache
6.cache swap
7.control bus
8.clock
9.stack pointer
10.supervisor
11.interrupt register
12.interrupt handler
13.stack
14.interrupt
15.bus arbitration unit
16.memory bus
17.I/O wait states
18.address,control,data
19.push,pop
20.ratio
21 lossy compression,losless compression
22.cache controller
23.I/O port
24. DMA controller
25.address bus
26. peripheral device
27.logical accesses
28.direct memory access
29.cache hit
30.bus protocol
Please give thumbsup, if you like it. Thanks.
Vocabulary Exercises is the communication channel that connects all computer system components Cache types that are...
1. Difference between sector sparing and sector slipping is A) sector sparing uses spare sectors while sector slipping does not. B) sector sparing results in copying of a single sector while sector slipping may result in copying of multiple sectors. C) sector sparing can help recover from hard errors while sector slipping cannot. D) sector slipping can help recover from hard errors while sector sparing cannot. 2. Which of the following is FALSE about swap space use? A) Swap space...
16 It is known that computer system programs use 32-bit virtual addresses to access storage units. If the physical memory space of the computer system is 1GB, and the paging management mechanism is adopted, the page size is 4KB, and each page table entry is 4B. If only one level of page table is used to realize the mapping from virtual address to physical address, how much memory space does the page table occupy? A. 1MB B. 4KB C. 1KB...
7. In a cache system we have the following attributes: 4 GB of DRAM 256 MB of physical memory space 2 MB of cache IKB per cache line Determine number of lines in cache. a) Determine the number of address bits out of the processor. b) c) Determine the number of bits needed for the block offset section of the address. If our cache is 8-way set associative, how many sets are there in the cache? d) How many bits...
A 64-bit word computer employs a 128KB cache. The address bus in this system is 32-bits. Determine the number of bits in each field of the memory address register (MAR) as seen by cache in the following organizations (show your calculations): a. Fully associative mapping with line size of 1 word. b. Fully associative mapping with line size of 4 words c. Direct mapping with the line size of 1 word. d. Direct mapping with the line size of 8...
Questions1. The function L is defined as L(1) = 2,L(2) = 1,L(3) = 3,L(4) = 4 and for n ≥ 4,L(n + 1) = L(n) + L(n − 1) + L(n − 2)L(n − 3)i.e., the (n + 1)-th value is given by the sum of the n-th, n − 1-th and n − 2-th values divided by the n − 3-th value.(a) Write an assembly program for computing the k-th value L(k), where k is an integer bigger than...
Which BUS defines the size of the processor? a. The system bus. b. The data bus. c. The address bus. d. The control bus. What are the two main parts, the 8086 CPU is divided into? a. Control Unit and Registers. b. ALU and Control Unit. c. Memory and I/O. d. Bus interface unit (BIU) and Execute unit (EU). Typically, a BUS consists of multiple communication paths or lines. Each line is capable of transmitting a signal representing binary 1...
e) Output Match COLUMN A to COLUMN B. Write down the question number and the correct letter n E.g. 3.11 A ext to it. COLUMN A 32.1 Closed system COLUMN B a. Facebook b. Microsoft office c. Ecosystems d. Climate control 3.2.2 Open systenm 2.3 Adaptive system 3.2.5 Mainframe co 3.2.6 Mini computers 3.2.7 Input devices 3.2.4 Cybernetic system mp outerse. Computers that offer an intermediate stage between the power and mainframe systems and the relatively low cost of microcomputer...
T F Xilinx's SDK assembler supports both FOR statements, but not wHILE statements T F In the ARM processor, immediate operands are stored in data memory, and not in the opcode T F In ARM processor instructions, one but not both operands can come from main T F In the ARM processor, a single load/store instruction T F It is possible for a microprocessor to use a virtual TCache memory is typically much faster and much larger than main memory...
principle of computer architecture Section A Bahagian A Answer ALL questions from this section awab SEMUA soalan dari bahagian ini] Question 1 Soalan I (CI, CO1, POI) (a) Describe FOUR (4) basic functions of a computer system. ITerangkan EMPAT (4) fungsi asas sebuah sisiem komputer.) (4 Marks/Markah) (b) Describe the relationship between: [Terangkan hubungan di antara:] ) The width of address bus and the memory capacity. lebar bas alamat dan kapasiti memori. n The width of data bus and the...
Multiple Choice 11. The ________ is the agreed-upon interface between all the software that runs on the machine and the hardware that executes it. It allows you to talk to the machine. A) hardware protocol B) software protocol C) machine control architecture D) instruction set architecture 12. A ________ consists of an arithmetic logic unit and a control unit. A) processor B) computer C) register D) program 13. ________ are typically used by companies for specific applications such as data...