3. (20 pts.) The component AC specifications on the right apply to the datapath on the...
3. (20 pts.) The component AC specifications on the right apply to the datapath on the left. Assume routing delays are negligible, and the paths that include the interface data and control signals have no timing marginality. In addition, once the layout of this datapath on the Printed Circuit Board (PCB) is analyzed, it is discovered that CLK arrives at RA and RB 40 ps before it arrives at RC and RD (clock skew of 40 ps exists from RA,RB to RC,RD.) 1(7:0 1217:0) omponent AC Timin ns Synchronous tp-minaxtsutho 2 1 Components RA, RB RC, RD SB 1:0) xy90 130 Xy 150 50 EN1 RA (8 br AB (8 bit CLK Combinational Components Adder Subtracter 4-to-1 MUX (ps) tpmax(ps) 200 290 30 400 510 60 0070 RD (8 bit) 01 7:0 02 7:0) The maximum possible clock frequency, fmax, that ensures correct data transfer among the datapath registers in this circuit is 1.25 GHz. You have also been provided that the worst case hold-timing slack in the circuit is 0 (no margin). What are the values of the two timing specifications in the data sheet, x and y? Show all details of your analysis for full credit.