ZuoTi.Pro
Question

QUESTION 1 Many times ROMs are an example of a __________________________ access device since I can...

QUESTION 1

  1. Many times ROMs are an example of a __________________________ access device since I can read from any location in equal amounts of time.

QUESTION 2

  1. We exploit the principle of ______________________ to reduce the cost of accessing memory by inserting caches between the CPU and Main Memory.

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

QUESTION 1

  1. Many times ROMs are an example of a RANDOM access device since I can read from any location in equal amounts of time.

EXPLANATION: Random access is possible in ROM's it can be read from any location

QUESTION 2

  1. We exploit the principle of LOCALITY to reduce the cost of accessing memory by inserting caches between the CPU and Main Memory.

Thanks, PLEASE COMMENT if there is any concern.

0 0
Add a comment
Know the answer?
Add Answer to:
QUESTION 1 Many times ROMs are an example of a __________________________ access device since I can...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Question 3 The access time of a cache is 80 ns and the access time of...

    Question 3 The access time of a cache is 80 ns and the access time of main memory is 1200 ns. We have 85% of instructions are directed to read while 15% is for writes. Hit ratio is 92%. A write through procedure is used. A. Give the average access time considering only the read requests B. Give average access time for both read and write requests. C. Give the overall hit ratio given the write cycle as well. Question...

  • I require an unplagiarised solution for the question below A. Consider the usage of critical word...

    I require an unplagiarised solution for the question below A. Consider the usage of critical word first and early restart on L2 cache misses. Assume a 1 MB L2 cache with 64 byte blocks and a refill path that is 16 bytes wide. Assume that the L2 can be written with 16 bytes every 4 processor cycles, the time to receive the first 16 byte block from the memory controller is 120 cycles, each additional 16 byte block from main...

  • QUESTION 1 Virtual Memory is a technique that makes excellent use of available space on a...

    QUESTION 1 Virtual Memory is a technique that makes excellent use of available space on a hard drive, to temporarily store data that would otherwise require massive amounts of main memory (RAM). True False 2 points    QUESTION 2 Which of these allocation schemes require the entire program to be loaded before execution can begin? I. Segmented/Demand paged II. Paged III. Segmented IV. Demand paged 2 points    QUESTION 3 Select the advantages of the First-In First-Out page replacement policy...

  • Vocabulary Exercises is the communication channel that connects all computer system components Cache types that are...

    Vocabulary Exercises is the communication channel that connects all computer system components Cache types that are generally implemented on the same chip as the CPU include 3. thus controlling access to the bus by all other The CPU is always capable of being a(a) devices in the computer system. 4. An) is a reserved area of memory used to resolve differences in data transfer rate or data transfer unit size. 5. A(n) is an area of fast memory where data...

  • Question 4 (10 pt). One difference between a write-through cache and a write-back cache can be...

    Question 4 (10 pt). One difference between a write-through cache and a write-back cache can be in the time it takes to write. During the first cycle, we detect whether a hit will occur, and during the second (assuming a hit) we actually write the data. Let’s assume that 50% of the blocks are dirty for a write-back cache. For this question, assume that the write buffer for the write through will never stall the CPU (no penalty). Assume a...

  • QUESTION 1 . ______________ allow(s) a computer to invoke procedures that use resources on another computer...

    QUESTION 1 . ______________ allow(s) a computer to invoke procedures that use resources on another computer Pervasive computing Remote procedure calls (RPCs) Cloud computing Global computing QUESTION 2 The simplest example of a neural net is the: CPu perceptron systolic array supervised learning network QUESTION 3 The first company in the world to manufacture and sell what it identifies as a quantum computer is: D-Wave Computers Cray Google Intel QUESTION 4 A ______________ is a collection of distributed workstations that...

  • 1 Overview The goal of this assignment is to help you understand caches better. You are...

    1 Overview The goal of this assignment is to help you understand caches better. You are required to write a cache simulator using the C programming language. The programs have to run on iLab machines. We are providing real program memory traces as input to your cache simulator. The format and structure of the memory traces are described below. We will not give you improperly formatted files. You can assume all your input files will be in proper format as...

  • Question 3 1 pts Many nerves, for example, motor neurons used in muscle contraction, are wrapped...

    Question 3 1 pts Many nerves, for example, motor neurons used in muscle contraction, are wrapped in myelin, a sheath of repeated units of lipid bilayers and proteins. The effect of myelin is to reduce the amount of ions leaking out the membrane, which therefore reduces the degree of amplification of a signal required during de- and repolarization, and, hence, increases the voltage signal speed. With regard to our model circuit, a myelinated axon simply can be represented by an...

  • T F Xilinx's SDK assembler supports both FOR statements, but not wHILE statements T F In the ARM processor, immediate operands are stored in data memory, and not in the opcode T F In ARM proc...

    T F Xilinx's SDK assembler supports both FOR statements, but not wHILE statements T F In the ARM processor, immediate operands are stored in data memory, and not in the opcode T F In ARM processor instructions, one but not both operands can come from main T F In the ARM processor, a single load/store instruction T F It is possible for a microprocessor to use a virtual TCache memory is typically much faster and much larger than main memory...

  • Question 8 A = 23n + 36n2        B = 6 + nlog2(n) + n      C =...

    Question 8 A = 23n + 36n2        B = 6 + nlog2(n) + n      C = log2n + 36n2 Which one of the following is correct? A. TA = O(n2)    TB = O(n)   TC = O(log2n) B. TA = O(n2)      TB = O(nlog2(n))  TC = O(n2) C. TA = O(n2)      TB = O(+ nlog2(n))       TC = O(log2n) D. TA = O(n2)      TB = O(n)      TC = O(n2) 0.5 points Question 9 Three criteria are used to determine whether a data structure is...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT