ZuoTi.Pro
Question

For the hexadecimal main memory addresses 444444, 999999, CCCCCC, show the following information: Tag, Line, and...

  1. For the hexadecimal main memory addresses 444444, 999999, CCCCCC, show the following information:
    1. Tag, Line, and Word values for a direct mapped cache using the format of (8-bit tag, 14-bit line and 2-bit word)
    2. For an associative-mapped cache, with a 22-bit tag, what are the tag and word values

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

Firstly covert the hexadecimal addresses into binary:

(i) (444444)16 = (010001000100010001000100)2

(ii) (999999)16 = (100110011001100110011001)2

(iii) (CCCCCC)16 = (110011001100110011001100)2

(a) For 24-bit Direct Mapping, we know that:

First 8 bits are Tag bits, next 14 bits are line/set bits and the remaining last 2 bits are word bits

For (444444)16 = (01000100 01000100010001 00)2

Tag value :01000100

Line Value: 01000100010001

Word value: 00

For (999999)16 = (10011001 10011001100110 01)2

Tag value :10011001

Line Value: 10011001100110

Word value: 01

For (CCCCCC)16 = (11001100 11001100110011 00)2

Tag value :11001100

Line Value: 11001100110011

Word value: 00

(b) For 24-bit Associative mapping , we know that:

First 22 bits are tag bits and remaining last 2 bits are word bits.

For (444444)16 = (0100010001000100010001 00)2

Tag value :0100010001000100010001

Word value: 00

For (999999)16 = (1001100110011001100110 01)2

Tag value :1001100110011001100110

Word value: 01

For (CCCCCC)16 = (1100110011001100110011 00)2

Tag value :1100110011001100110011

Word value: 00

0 0
Add a comment
Know the answer?
Add Answer to:
For the hexadecimal main memory addresses 444444, 999999, CCCCCC, show the following information: Tag, Line, and...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Assume the cache can hold 64 kB. Data are transferred between main memory and the cache...

    Assume the cache can hold 64 kB. Data are transferred between main memory and the cache in blocks of 4 bytes each. This means that the cache is organized as 16K=2^14 lines of 4 bytes each. The main memory consists of 16 MB, with each byte directly addressable by a 24-bit address (2^24 =16M). Thus, for mapping purposes, we can consider main memory to consist of 4M blocks of 4 bytes each. Please show illustrations too for all work. Part...

  • 3. (12 points) Consider a cache has lines of 16 bytes and a total size of...

    3. (12 points) Consider a cache has lines of 16 bytes and a total size of 16 kB. The main memory is 16MB and a word takes 4 bytes. For the hexadecimal main memory addresses FFF666, show the following information in hexadecimal format a. Tag and word values for associative cache b. Tag, set and word values for a two-way set-associative cache 3. (12 points) Consider a cache has lines of 16 bytes and a total size of 16 kB....

  • Using the sequences of 32-bit memory read references, given as word addresses in the following table:...

    Using the sequences of 32-bit memory read references, given as word addresses in the following table: 6 214 175 214 6 84 65 174 64 105 85 215 For each of these read accesses, identify the binary address, the tag, the index, and whether it experiences a hit or a miss, for each of the following cache configurations. Assume the cache is initially empty. A direct-mapped cache with 16 one-word blocks. A direct-mapped cache with two-word blocks and a total...

  • Suppose a computer has 216 words of main memory, and a cache of 64 blocks, where...

    Suppose a computer has 216 words of main memory, and a cache of 64 blocks, where each cache block contains 32 words. Please explain step by step. a) If this cache is a direct-mapped cache, what is the format of a memory address as seen by the cache, i.e., what are the sizes of the tag and word fields? b) To which cache block will the memory reference F8C9 map?   c) If this cache is fully associative, what is the...

  • A computer with a 24‐bit address bus has a main memory of size 16 MB and...

    A computer with a 24‐bit address bus has a main memory of size 16 MB and a cache size of 64 KB. The word length is two bytes. a. What is the address format for a direct mapped cache with a line size of 32 words? b. What is the address format for a fully associative cache with a line size of 32 words? c. What is the address format for a 4‐way set associative cache with a line size...

  • Memory Hierarchy and Cache Consider a computer with byte-addressable memory. Addresses are 24-bits. The cache is...

    Memory Hierarchy and Cache Consider a computer with byte-addressable memory. Addresses are 24-bits. The cache is capable of storing a total of 64KB of data, and frames of 32 bytes, Show the format of a 24-bit memory address for: a- Direct mapped cache b- 2-way associative cache c- 4-way associative cache d- For each type of cache above, indicate where would the reference memory address 0DEFB6 map

  • Example 4.2 For all three cases, the example includes the following elements: The cache can hold...

    Example 4.2 For all three cases, the example includes the following elements: The cache can hold 64 Kbytes. Data are transferred between main memory and the cache in blocks of 4 bytes each. This means that the cache is organized as 16K = 214 lines of 4 bytes each. The main memory consists of 16 Mbytes, with each byte directly addressable by a 24-bit address (24 = 16M). Thus, for mapping purposes, we can consider main memory to consist of...

  • Assume a 16-word cache works on the following repeating sequence of lw addresses in hexadecimal. 40 44 48 4C 70 74 78 7C 80 84 88 8C 90 94 98 9C 0 4 8 C 10 14 18 1C 20 Based on this particular sequenc...

    Assume a 16-word cache works on the following repeating sequence of lw addresses in hexadecimal. 40 44 48 4C 70 74 78 7C 80 84 88 8C 90 94 98 9C 0 4 8 C 10 14 18 1C 20 Based on this particular sequence of memory accesses, answer the following questions. 5.A.) (5 POINTS) What will be the cache placement of this sequence for a direct mapped with S = 16, b = 1 word cache organization? Please show...

  • A processor outputs the hexadecimal address: AA0893BF, with the following partitioning: AA0 (Tag) 890 (Index) BF...

    A processor outputs the hexadecimal address: AA0893BF, with the following partitioning: AA0 (Tag) 890 (Index) BF (Offset) Assume that the memory space is Byte addressable. Note that the parts below are not related to each other, i.e treat them separately. a. If Direct Mapped Cache is used, how many bytes are in the cache? b. If Two-Way Set Associative Cache is used, how many sets are in the entire cache? c. If Two-Way Set Associative Cache is used, how many...

  • Suppose a computer using set associative cache has 216 words of main memory and a cache...

    Suppose a computer using set associative cache has 216 words of main memory and a cache of 32 blocks, and each cache block contains 8 words. 3. If this cache is 2-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and word fields? If this cache is 4-way set associative, what is the format of a memory address as seen by the cache?...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT