The given circuit is a combinational circuit. Each gate in this circuit has a propagation delay (tpd) and a contamination delay (tcd) as given in the question.
Definition of each term
Term Definition Propagation Delay (tpd) The propagation delay is the maximum time taken from the instant of change in the input of a gate (or a combinational circuit) until the output REACHES its final state. Contamination Delay (tcd) The contamination delay is the minimum time taken from the instant of change in the input of a gate (or a combinational circuit) until the output STARTS to change its state. It is the best-case value as it indicates the least response time that the circuit would take to an input change. Critical Path The critical path of a combinational circuit is the path in which sum of propagation delays is maximum, i.e., the LONGEST PATH. It is the worst-case value indicating the maximum response time of the circuit to an input change.Now, each gate is labelled as 1, 2, ..., 6 as in the below figure with its corresponding propagation delay. The sum of the propagation delays along the path highlighted in RED has the maximum value compared to the other paths.
Hence, the critical path is :
Input F or G -> 2 -> 4 -> 5 -> 6 -> Output Y
The propagation delay of a combinational circuit is the sum of the tpds along its critical path.
Therefore, tpd2 + tpd4 + tpd5 + tpd6 = 30 + 30 + 30 + 20 = 110 ps
Propagation Delay = 110 ps
The contamination delay of a combinational circuit is the sum of tcds along its shortest path.
From the figure below, the sum of the contamination delays along the path highlighted in BLUE has the least value compared to the other paths,
i.e, the path, INPUT D -> 3 -> 5 -> 6 -> Output Y
Therefore, tcd3 + tcd5 + tcd6 = 15 + 25 + 15 = 55 ps
Contamination Delay = 55 ps
5. [10 Pts] Determine the critical path in the following circuit. Also determine the propagation delay...
3. (16 pts.) A sequential circuit design is shown in the following diagram CLK CLK Frt Trl Frl FF1 D-FF clk-to-q propagation delay tpcq 15 ps D-FF clk-to-q contamination delay tccq-10 ps D-FF data setup time ts-15 ps D-FF data hold time th = 10 ps Gate 2-input NAND 2-input NOR 2-input XOIR NOT Tpd(ps) Tea(ps) 15 25 35 10 10 15 25 (8 pts.) Calculate the maximum clock frequency for reliable operation assuming there is no clock skew (8...
Using the given delays for components, find the propagation delay for this circuit. NOTE: The delay values are purely random values, so ignore any unrealistic behavior Component Propagation Delay Contamination Delay NOT 1 ns 2 ns AND 16 ns 15 ns NAND 16 ns 15 ns OR 13 ns 16 ns NOR 10 ns 12 ns XOR 13 ns 17 ns XNOR 16 ns 5 ns 3 x1 x1 Outl 13 R1. x1 Out2
Simplify the circuit below to obtain the most simplified SOP implementation using any method. Draw a timing diagram for the truth table of the circuit below. Assume each input combination lasts for 20 ns and the propagation delay from the input of the circuit to the output is a total of 10ns. See slide 61 of Chapter 2 slides for an example of an "ideal but with delay" timing diagram for the output. (12 pts) 1. 10 Find the critical...
(b) Using a timing diagram showing the clk, Q1 and D2 signals, explain the following timing constraints for the circuit shown in Figure 2.1 cqtcd 2 old where tod is the contamination delay of the combinational logic 7 marks reg2 reg1 Combinational D2 logic clk. clk Figure 2.1 (c) In the circuit shown in Figure 2.2, the flip-flops have a clock-to-Q contamination delay of 30 ps and a propagation delay of 80 ps. They have a setup time of 50...
Using the given delays for components, find the contamination delay for this circuit. NOTE: The delay values are purely random values, so ignore any unrealistic behavior Component Propagation Delay Contamination Delay NOT 2 ns 3 ns AND 19 ns 10 ns NAND 1 ns 20 ns OR 13 ns 7 ns NOR 11 ns 13 ns XOR 4 ns 3 ns XNOR 11 ns 13 ns 3 x1 x1 Outl 13 R1. x1 Out2
Question 5. (12 points) 1) (3 points) Apply "bubble pushing" and redraw the circuit (a buffer can be replaced with a wire). 2) . (3 points) What is the boolean expression for the obtained circuit? And Sketch a K-map. 3) . (3 points)What is the propagation delay and contamination delay of the original circuit? Assume the inverter gate has a propagation delay of 15ps and a contamination delay of 10 All other gates have a propagation delay of 30ps and...
Given the register/combinational logic circuitry below, determine if the setup time constraint and hold time constraint are met. If not, what can be done? What is the maximum clock frequency allowed? Given: Timing characteristics of the registers (Flip Flops): CLK1 CLK2 tsu 55 ps(setup time) th 70ps (hold time) teq -30 ps (contamination delay) toce 45 ps (propagation delay) Timing characteristics of each gate: tpd 35 ps (propagation delay) ted 20 ps (contamination delay) The skew between the two clocks...
4) Parity Design Circuit. 15 pts. a) Design a circuit that will give a "" if the four data lines into the circuit have an ODD parity. You may use any combination two input coincidence gates and/or two input exclusive OR gates. b) Redesign the circuit replacing the coincidence and exclusive OR gates with any combination of invertors, two input NAND and two input NOR. c) Each NAND, NOR or invertor has a 10nS propagation delay. Determine the worst case...
Complete the timing diagram for the given circuit. Assume that both gates have a propagation delay of 8 ns. DD 0 5 10 15 20 25 30 35 40 t(ns)
2. A four-bit addition machine is built with four full adders such that the carry out of the first adder is the carry in to the second adder, and the carry out of the second is the carry in to the third, and so on as shown in Figure 2. The machine has input and output registers and must complete the addition in one clock cycle. Each full adder has the following propagation delays: 20 ps from Cin to Cout...