a) Calculate the AMAT for a cache system with one level of cache
between the CPU and Main
Memory. Assume that the cache has a hit time of 1 cycle and a miss
rate of 11%. Assume
that the main memory requires 300 cycles to access (this is the hit
time) and that all instructions
and data can be found in the main memory (there are no
misses).
b) Let us modify the cache system from part (a) and add an L2 cache
between the L1 cache and
the main memory. If this L2 cache has a hit time of 22 cycles and a
miss rate of 4%, then what
is the new AMAT?
c) Calculate the speedup obtained by using the modified cache
system from part (b) instead of
the original cache system from part (a).
Answer a
AMAT = Cache Hit Time + Cache Miss Rate * Miss Penalty
= 1 + 0.11*300
= 1 + 33
= 34 Cycles
Answer b
AMAT = L1 Cache Hit Time + L1 Cache Miss Rate * L1 Miss Penalty
= L1 Cache Hit Time + L1 Cache Miss Rate * (L2 Cache Hit Time + L2 Cache Miss Rate * L2 Miss Penalty )
= 1 + 0.11*(22+0.04*300)
= 1 + 0.11*34
= 4.74 Cycles
Answer c
Speedup = 34/4.74 = 7.17 times
a) Calculate the AMAT for a cache system with one level of cache between the CPU...
Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and valid in the cache, it can be found in 1 clock cycle If data is not found in the cache, 80 clock cycles are needed to get it from off- chip memory Designers are trying to improve the average memory access time to...
AMAT = Time for a hit + (Miss rate x Miss penalty) For a data cache with a 4% miss rate and a 5-cycle hit latency, calculate the average memory access time (AMAT). Assume that latency to memory and the cache miss penalty together is 100 cycles. Note: The cache must be accessed after memory returns the data.
For a special computer system with 3 levels of cache, here are the hit times and miss % for the different levels of cache Please calculate the access time for this computer system. Hit Miss% L1 Cache 1 Cycle 5% L2 Cache 5 Cycles 10% L3 Cache 20 Cycles 15% Main Memory 100 Cycles 20%
(a)What is the average memory access time (AMAT) if a cache uses write-back strategy and 20% of the data blocks to be swapped out are dirty. Assume that the miss rate is 15%, the hit time of the cache is 1 cycle and the miss penalty is 8 cycles for the data blocks that are not dirty and 20 cycles for those blocks that are dirty. (b) What is the speedup up if we add a “write-buffer” that eliminates 40%...
2. Cache hierarchy You are building a computer system with in-order execution that runs at 1 GHz and has a CPI of 1, with no memory accesses. The memory system is a split L1 cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each, with a block size of 64 bytes. The memory system is split L1 cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each, with a block...
Compare two designs of a computing system. (i) 1KB L1 cache with misss-rate of 11% and hit-time of 0.62ns. (ii) 2KB L1 cache with miss-rate of 8% and hit-time of 0.66ns . For both the main memory access takes 80ns. (a) Assuming that the L1 hit-time determines the processor cycle time, what are the clock frequencies of the two designs? (b) Calculate the Average Memory Access Time (AMAT) for the two designs
Question 4 (10 pt). One difference between a write-through cache and a write-back cache can be in the time it takes to write. During the first cycle, we detect whether a hit will occur, and during the second (assuming a hit) we actually write the data. Let’s assume that 50% of the blocks are dirty for a write-back cache. For this question, assume that the write buffer for the write through will never stall the CPU (no penalty). Assume a...
4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instructions require memory data access Assume cache access time of I cycle Assume hit rate 0.90 for instructiens, 0.80 for data Assume miss penalty (time to read memory inte cache and from cache to Processor with cache processor) is 10 cycles >Compare execution times of 100-thousand instructions: 4B,...
A computer system has the following memory timing clock cycle (CC) specification: Cache access time 1 CC, Main memory access time 100 CC, and Virtual memory access time 100,000 CC. Find the ratio of Average Memory Access Times (AMAT) of the following two programs and determine which program executes faster: B5. cache miss rate : 25% Main memory miss rate Program B: Cache miss rate 20% Main memory miss rates 10% 5% A computer system has the following memory timing...
Base machine has a 2.4GHz clock rate. There is L1 and L2 cache. L1 cache is 256K, direct mapped write through. 90% (read) hit rate without penalty, miss penalty is 4 cycles. (cost of reading L2) All writes take 1 cycle. L2 cache is 2MB, 4 way set associative write back. 95% hit rate, 60 cycle miss penalty (cost of reading memory). 30% of all instructions are reads, 10% writes. All instructions take 1 cycle - except reads which take...