Question

For a special computer system with 3 levels of cache, here are the hit times and miss % for the different levels of cache

Hit Miss% L1 Cache 1 Cycle 5% L2 Cache 5 Cycles 10% L3 Cache 20 Cycles 15% Main Memory 100 Cycles 20%

Please calculate the access time for this computer system.

0 0
Add a comment Improve this question Transcribed image text
Answer #1

first the system will look into cache L1, if not found then in cache L2, then in cache L3 and if not found in all of these it will look into main memory

So the average access time would take into consideration success in L1, failure in L1 but success in L2, failure in L1 also failure in L2 but success in L3, failure in all three cache and success in main memory

Access time= [h1 * t1] + [ m1 * h2 * t2 ] + [m1 * m2 * h3 * t3] + [m1 * m2 * m3 * hm * tm]

hi = hit rate i.e. 1 - mi(miss rate)

ti = time cycle

hm = hit rate of memory

=> [0.95 * 1] + [0.05 * 0.9 * 5] + [0.05 * 0.1 * 0.85 * 20] + [0.05 * 0.1 * 0.15 * 0.8 * 100]

=> 0.95 + 0.225 + 0.085 + 0.06

=> 1.32 ns

Add a comment
Know the answer?
Add Answer to:
For a special computer system with 3 levels of cache, here are the hit times and...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • a) Calculate the AMAT for a cache system with one level of cache between the CPU...

    a) Calculate the AMAT for a cache system with one level of cache between the CPU and Main Memory. Assume that the cache has a hit time of 1 cycle and a miss rate of 11%. Assume that the main memory requires 300 cycles to access (this is the hit time) and that all instructions and data can be found in the main memory (there are no misses). b) Let us modify the cache system from part (a) and add...

  • 2. Cache hierarchy You are building a computer system with in-order execution that runs at 1...

    2. Cache hierarchy You are building a computer system with in-order execution that runs at 1 GHz and has a CPI of 1, with no memory accesses. The memory system is a split L1 cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each, with a block size of 64 bytes. The memory system is split L1 cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each, with a block...

  • A computer system has the following memory timing clock cycle (CC) specification: Cache access ti...

    A computer system has the following memory timing clock cycle (CC) specification: Cache access time 1 CC, Main memory access time 100 CC, and Virtual memory access time 100,000 CC. Find the ratio of Average Memory Access Times (AMAT) of the following two programs and determine which program executes faster: B5. cache miss rate : 25% Main memory miss rate Program B: Cache miss rate 20% Main memory miss rates 10% 5% A computer system has the following memory timing...

  • 4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instruct...

    4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instructions require memory data access Assume cache access time of I cycle Assume hit rate 0.90 for instructiens, 0.80 for data Assume miss penalty (time to read memory inte cache and from cache to Processor with cache processor) is 10 cycles >Compare execution times of 100-thousand instructions: 4B,...

  • AMAT = Time for a hit + (Miss rate x Miss penalty) For a data cache...

    AMAT = Time for a hit + (Miss rate x Miss penalty) For a data cache with a 4% miss rate and a 5-cycle hit latency, calculate the average memory access time (AMAT). Assume that latency to memory and the cache miss penalty together is 100 cycles. Note: The cache must be accessed after memory returns the data.

  • 1. Consider a program that can execute with no stalls and a CPI of 1 if...

    1. Consider a program that can execute with no stalls and a CPI of 1 if the underlying processor can somehow magically service every load instruction with a 1-cycle L1 cache hit. In practice, 5% of all load instructions suffer from an L1 cache miss, 2% of all load instructions suffer from an L2 cache miss, and 1% of all load instructions suffer from an L3 cache miss (and are serviced by the memory system). An L1 cache miss stalls...

  • In a memory hierarchy organization with three levels of caches and main memory assume that: Cache...

    In a memory hierarchy organization with three levels of caches and main memory assume that: Cache Level L1 has access time tc1 = 5ns and hit ratio h1 = 90%, Cache 2 Level L2 has access time tc2 = 15 ns and hit ratio h2 = 80% Cache Level 3 has access time tc3 = 45 and hit ratio h3 = 60% Main memory access time tm = 100 ns. Find average memory access time. You are required to show...

  • Compare two designs of a computing system. (i) 1KB L1 cache with misss-rate of 11% and...

    Compare two designs of a computing system. (i) 1KB L1 cache with misss-rate of 11% and hit-time of 0.62ns. (ii) 2KB L1 cache with miss-rate of 8% and hit-time of 0.66ns . For both the main memory access takes 80ns. (a) Assuming that the L1 hit-time determines the processor cycle time, what are the clock frequencies of the two designs? (b) Calculate the Average Memory Access Time (AMAT) for the two designs

  • A new smartphone just out on the market has a L1 cache with an access time...

    A new smartphone just out on the market has a L1 cache with an access time of 1 cycle, an L2 cache with an access time of 5 cycles and DRAM with access time of 30 cycles. The latest benchmarks indicate that for most applications the L1 hit rate is 80% and L2 hit rate is 95%. Compute the Average Memory Access Time for the memory hierarchy in this device. (More interested in the explanation of how to get the...

  • Base machine has a 2.4GHz clock rate. There is L1 and L2 cache. L1 cache is...

    Base machine has a 2.4GHz clock rate. There is L1 and L2 cache. L1 cache is 256K, direct mapped write through. 90% (read) hit rate without penalty, miss penalty is 4 cycles. (cost of reading L2) All writes take 1 cycle. L2 cache is 2MB, 4 way set associative write back. 95% hit rate, 60 cycle miss penalty (cost of reading memory). 30% of all instructions are reads, 10% writes. All instructions take 1 cycle - except reads which take...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT