AMAT = Time for a hit + (Miss rate x Miss penalty) For a data cache...

Question

Question

For a data cache with a 4% miss rate and a 5-cycle hit latency, calculate the average memory access time (AMAT). Assume that

AMAT = Time for a hit + (Miss rate x Miss penalty)

Answer 1

Answer #1

miss rate = 4% = 0.04

hit time = 5 cycles and miss time = 100 cycles

AMAT = Time for a hit + (Miss rate x Miss penalty)

= 5 + 0.04 x 100

= 5 + 4

= 9

Answer 2

Similar Homework Help Questions

(a) Given a 100 MHz machine with a with a miss penalty of 20 cycles, a hit time of 2 cycles, and ...

(a) Given a 100 MHz machine with a with a miss penalty of 20 cycles, a hit time of 2 cycles, and a miss rate of 5%, calculate the average memory access time (AMAT). (b) Suppose doubling the size of the cache decrease the miss rate to 3%, but causes the hit time to increases to 3 cycles and the miss penalty to increase to 21 cycles. What is the AMAT of the new machine?
(a)What is the average memory access time (AMAT) if a cache uses write-back strategy and 20%...

(a)What is the average memory access time (AMAT) if a cache uses write-back strategy and 20% of the data blocks to be swapped out are dirty. Assume that the miss rate is 15%, the hit time of the cache is 1 cycle and the miss penalty is 8 cycles for the data blocks that are not dirty and 20 cycles for those blocks that are dirty. (b) What is the speedup up if we add a “write-buffer” that eliminates 40%...
a) Calculate the AMAT for a cache system with one level of cache between the CPU...

a) Calculate the AMAT for a cache system with one level of cache between the CPU and Main Memory. Assume that the cache has a hit time of 1 cycle and a miss rate of 11%. Assume that the main memory requires 300 cycles to access (this is the hit time) and that all instructions and data can be found in the main memory (there are no misses). b) Let us modify the cache system from part (a) and add...

Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and val...

Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and valid in the cache, it can be found in 1 clock cycle If data is not found in the cache, 80 clock cycles are needed to get it from off- chip memory Designers are trying to improve the average memory access time to...
6. Calculate AMAT, when hit time is 0.6ns, miss rate is 0.02 and miss penalty is...

6. Calculate AMAT, when hit time is 0.6ns, miss rate is 0.02 and miss penalty is 90.
4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instruct...

4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instructions require memory data access Assume cache access time of I cycle Assume hit rate 0.90 for instructiens, 0.80 for data Assume miss penalty (time to read memory inte cache and from cache to Processor with cache processor) is 10 cycles >Compare execution times of 100-thousand instructions: 4B,...

Suppose you have a machine with separate I- and D- caches. The miss rate on the...

Suppose you have a machine with separate I- and D- caches. The miss rate on the I-cache is 2.6% , and on the D-cache 3.8%. On an I-cache hit, the value can be read in the same cycle the data is requesfed. On a D-cache hit, one additional cycle is required to read the value. The miss penalty is 100 cycles for data cache, 150 for I-cache. 40% of the instructions on this RISC machine are LW or SW instructions,...
Assume the miss rate of an instruction cache is 3% and the miss rate of the...

Assume the miss rate of an instruction cache is 3% and the miss rate of the data cache is 5%. If a processor has a CPI of 2 without any memory stalls and the miss penalty is 120 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 36%. *The size of the tag field-64- (n + m 2). ** The total...
For a special computer system with 3 levels of cache, here are the hit times and...

For a special computer system with 3 levels of cache, here are the hit times and miss % for the different levels of cache Please calculate the access time for this computer system. Hit Miss% L1 Cache 1 Cycle 5% L2 Cache 5 Cycles 10% L3 Cache 20 Cycles 15% Main Memory 100 Cycles 20%

2. Cache hierarchy You are building a computer system with in-order execution that runs at 1...

2. Cache hierarchy You are building a computer system with in-order execution that runs at 1 GHz and has a CPI of 1, with no memory accesses. The memory system is a split L1 cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each, with a block size of 64 bytes. The memory system is split L1 cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each, with a block...