Question

3. Figure 5.4 shows how DPSK signals are generated from a data signal d(t). Figure 5.6 shows data recovery system for DPSK signal. Mathematically show that the output of the integrator and bit synchornizer is equal to the data signal d(t) b(t) Balanced modulator d(t) Delay Tb 2P, cos b(t -Tb) ic level voltagel | logic levelj voltage| |logic level | voltage d(t) 6(t) 0 Fig. 5.4 Means of generating a DPSK signal b(tN2P, cos (a01+8) Synchronous demodulator (multiplier) To integrator and bit synchronizer Delay Fig. 5.6 Method of recovering data from the DPSK signal

Please show all work and explain the theory.

Answer 1

Dittaetial phane Sh k eCDPSk Dittaetia pho»e Shit key Cahaw modulaton method · DPSK dam nat need a Seauence of binooj bits io moditied Such thot the input Sence d t) bft) bCt- T) modulatd Delay To 25 oowot ome bit uporn Values et aAR

Jct) b(t -Tb) b(t) 0 (-IV (iv) I (w) 0 CIv) D (-v) 刀 uhen d Ct)-0 tohen det) o

DPSK Re Cewe' Si Deloy_ Bit SY So(%) de am Jeni(e Bino KTo DJay 2B bCt)-bCt-ть) Go (aTh Tb Mult-pUaOJp@ To

To

she de ànien deice i