Question

AT&T 8:14 AM 100% < Back ECE204.Lab09-DataSheet.docx Гђ ECE 204 Lab 09 Basic Logic Gates Name: Name: Purpose: Replace this wi
AT&T 8:14 AM 100% < Back ECE204.Lab09-DataSheet.docx Гђ Procedure B: NAND The logic chip used in this lab is the 7400 with an
AT&T 8:14 AM 100% < Back ECE204.Lab09-DataSheet.docx Гђ Procedure B: NAND based AND Notice in table 1 that when A and B are t
AT&T 8:14 AM 100% < Back ECE204.Lab09-DataSheet.docx 「h Create the OR logic circuit shown in Figure 6, test all possible inpu
0 0
Add a comment Improve this question Transcribed image text
Answer #1

Answers:

Procedure A: This just to familiarization step. There is no question to be solved here.

Procedure B: NAND Gate

A B Out

0 0 1

0 1 1

1 0 1

1 1 0

Procedure B: NAND-based AND

A B Out

0 0 0

0 1 0

1 0 0

1 1 1

Procedure C: NAND-based OR

De-Morgan's equation at work here is A+B = /(/A + /B)

where + implies OR operation and / implies complement

Truth Table

A B Out

0 0 0

0 1 1

1 0 1

1 1 1

Procedure D: Half-adder using NAND gates

A B Sum    Carry

0 0 0    0

0 1 1    0

1 0 1    0

1 1 0 1

Note that Sum = A XOR B

and Carry = A AND B

Hope this helps.

Add a comment
Know the answer?
Add Answer to:
AT&T 8:14 AM 100% < Back ECE204.Lab09-DataSheet.docx Гђ ECE 204 Lab 09 Basic Logic Gates Name: Na...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • please anwer all the part of this lab and please use multisim. Lab 4: Basic Logic...

    please anwer all the part of this lab and please use multisim. Lab 4: Basic Logic Gates and Multisim Tools Objectives: • Learn to use the Logic Converter in Multisim to generate truth tables, design circuits and simplify logic expressions. • Build logic circuits using basic TTL gates. Software and Materials: • Multisim One 7400 (quad 2-input NAND gate) IC chip Procedure: 1. Write a logic expression for the circuit below. Have your instructor check the expression. А B с...

  • PRELIMINARY WORK 2: FUNCTIONS OF LOGIC GATES F (xyz) Figure 2.1-3-input-NAND Gate design by using just...

    PRELIMINARY WORK 2: FUNCTIONS OF LOGIC GATES F (xyz) Figure 2.1-3-input-NAND Gate design by using just 2-input-NAND Gates Figure 2.2- Design of function F-xy+x'z, by using just 2-input-NAND Gates Simulate the logic circuits that are given in figure 2.1 and figure 2.2. Simulations can be done in Proteus, P-Spice or any simulation program that you want to use. You can take screenshot of your design for print out. Please fill the table 2.1 according to your simulation results. Experiment results...

  • just put circle around the correct answer Chapter 3 Introduction to Logic Gates Questions 1. How...

    just put circle around the correct answer Chapter 3 Introduction to Logic Gates Questions 1. How many 2-input AND gate required to construct a 5-input AND gate? a) 2 b) 3 d) 4 c) 5 e) noпe Which is better for a 4-input OR gate. The connection of A or B, Fig(13), why? 2. a) A b) B 3. If only 2-input OR gates are available, what is minimum gate level possible to implement an 8-input OR gate 2 a)...

  • Please show step by step, complete solution and explain if possible. Thank you so much. 3....

    Please show step by step, complete solution and explain if possible. Thank you so much. 3. Six-Sided Die Display Circuit In this problem, you will design a logic circuit to display the six faces of a die using 7 LEDs. For example, the value 5 is shown on the display below. Your circuit takes three bits XYZ as input and outputs the patterns shown in the table below, by lighting up the correspondind LEDs. For example, for the value 5,...

  • Building and testing basic combinational circuits using Verilog HDL Description: Build and test t...

    Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL. 1. 3-input majority function. 2. Conditional inverter (see the table below: x - control input, y - data input). Do NOT use XOR gates for the implementation.    x y Output 0   y 1   y' 3. Two-input multiplexer (see the table below: x,y - data inputs, z - control input).     z Output 0 x 1 y 4. 1-bit half...

  • number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary...

    number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary numbers. A 2-level circuit that would add two four-bit numbers would have 9 inputs and five outputs. Although a 2-level SOP or POS circuit theoretically would be very fast, it has numerous drawbacks that make it impractical. The design would be very complex in terms of the number of logic gates. The number of inputs for each gate would challenge target technologies. Testing would...

  • Part 1 This section is just a quick check to make sure you understand how the...

    Part 1 This section is just a quick check to make sure you understand how the equipment works. The circuit does not provide any useful function Nodes A and B represent inputs from the switch board while X represents an output displayed on an LED Check the chip information provided for chip pin-outs in particular the power supply connections. In general, you should place a couple of 100nF Multi-layer-ceramic (MLC) capacitors across the power supply lines to reduce electrical noise....

  • need help please thanks! Draw a gate-level schematic for the fall-adder module. XOR gates can be...

    need help please thanks! Draw a gate-level schematic for the fall-adder module. XOR gates can be used to usplement Sotput; two levels ofNAND ples are handy for tn lema îngC, as a sum of products Create a MOSFET cirout for each of the logic gates you used in step 1 Your lab assigment this week is to design and test a CMOS circuit that performs addition Some suggestions on how to proceed Let's start with a simple ripple-cany adder based...

  • This was the answer I got, teacher said it was wrong Teacher said, couldnt run the...

    This was the answer I got, teacher said it was wrong Teacher said, couldnt run the gate because there wasnt any switches 5. Design and test a simplified logic circuit to identify all numbers in the output range of function: F(x) = 2x+3 for an input domain between 0 and 6. Be sure to include your truth table. Normal 1 No Spac... Heading 1 Head Paragraph Styles t Draw Simulate View Window Help 39 ) ) 11:55 1 esu.desire2learn.com Boolean...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT