Compare a standard keeper with the noise tolerant precharge device. Larger pMOS transistors result in a higher VIL (and thus better noise margins) but more delay. Simulate a 2-input footed NAND gate and plot VIL vs. delay for various sizes of keepers and noise tolerant precharge transistors.
We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.