Look in a Verilog reference manual, and determine how Verilog handles “ambiguous” logical values and expressions that may be either true or false, such as 4 ' bxx00. Write a small lest bench program that demonstrates that they are handled as you say they are.
We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.