List the control logic state table entries for the multiple-cycle computer (see Tables 1, 2 and 3) that implement the following register transfer statements. Assume that in all cases the present state is EX0. If an opcode is needed, use a symbolic name based on the problem part—e.g., for part (a),opcode_a.
(a) R3 ← R7 − R2, →EX1. Assume DR = 3, SA = 7, SB = 2.
(b) R8 ← sr R8, →INF. Assume DR = 5, SB = 5.
(c) if (Z = 0) then (PC → PC + se AD, → INF) else (PC → PC +1, → INF).
(d) R6 ← R6, C ← 0, → INF. Assume DR = SA = 6.
Table 1 Control-Word Information for Datapath
Table 2 Control Information for Sequence Control
NSPSIL | ||||
Next state | Action | Code | Action | Code |
Gives next state | Hold PC | 00 | No load | 0 |
of control state | Inc PC | 01 | Load IR | 1 |
Register | Brancg Jump | 11 |
|
|
Table 3 State Table for Illustration of Instructions Having Three or More Cycles
We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.