Using the following logic gates what are the following?
1a) What is 0 OR 0?
1b) What is 1 AND 1?
1c) What is NOT 1?
Thanks!
HIGH = 1
LOW = 0
1a)
OR Gate: OR gate outputs High Output(1) If one or both of the inputs are High(1).
0 OR 0 outputs 0.
Explanation:
Here both the inputs are Low i.e, 0. Since none of the inputs are high it results output 0.
Look at truth table of OR Gate, A = 0, B = 0 outputs 0.
1b)
AND Gate: AND gate outputs HIGH(1) only when both the inputs are high.
1 AND 1 Outputs 1.
Explanation:
Here both the inputs are High i.e, 1. Since none of the inputs are low it results output 1.
Look at truth table of AND Gate, A = 1, B = 1 outputs 1.
1c)
NOT Gate: It acts as a inverter. It reverses the input. If input is HIGH(1) it outputs LOW(0) and vice versa.
NOT 1 outputs 0.
Explanation:
Since the input is HIGH(1) it reverses and results LOW(0) output.
Look at the truth table of NOT gate, when A = 1 output is 0.
Using the following logic gates what are the following? 1a) What is 0 OR 0? 1b)...
X 1. Determine the truth table for the above circuit. A B C 0 0 0 0 0 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 111 2. Determine the Karnaugh Map for the above circuit and do both an SOP minimization (the left KAI) and a POS minimization (the right KM). Write the minimized Boolean expressions below the corresponding Karnaugh Map BC ВС 00 01 11 10 00 01 11 10 0...
3. Implement the following gates using only one TTLİCİ (1 point) TEL EL (a) Example: One 4-input OR gate (b) One 2-input NAND gate and one 2-input OR gate (c) One inverter, one 2-input NAND and one 3-input NAND (d) One 2-input XOR gate and one 2-input XNOR (e) One 4-input XNOR gate 2346 GND 2-input OR 7432 1 Porcuits Simplify the following expressions, and implement them with two-level NAND gate circuits: 4. Minterms, K-map and two-level NAND/NAND logic: F...
1. What logic gates are known as universal gates? (1 point) a) nand, nor b) and, or, not c) nand, nor, xor, xnor d) None of the above 2. Write the half adder truth table. (4 points) 3. Fill in the blank. (1 point) A2 to 1 mux has input lines. 4. True or False? (1 point) A Boolean algebraic sum of products expression is the complement of the product of sums expression. 5. What is the minimum POS expression...
Q5: Using a combination of CMOS logic gates symbol to generate the following functions from A, B and C. 1) Y = A(buffer) 2) Y = AB + ĀB(XOR) 3) Y = AB + AB(XNOR) 4) Y = AB + BC + AC
Based on this grouping use AND and OR gates, find the minimum circuit to realize a 2-level logic SoP circuit of a b 00 01 11 10 01 00 0 1 11 000 10 0 0 1 4AND&1OR Gates w/ total of 14 inputs 4OR&1AND Gates w/ total of 16 inputs 4AND& 1OR Gates w/ total of 16 inputs 4OR&1 AND Gates w/ total of 14 inputs Based on this grouping use AND and OR gates, find the minimum circuit...
Q3: Given the following logic equation. Implement it using a 139 decoder, '00, '20 NAND gates and '04 inverters. USE MLN. Mark pins, signals and components correctly. All signals are active-high. Q3: Given the following logic equation. Implement it using a 139 decoder, '00, '20 NAND gates and '04 inverters. USE MLN. Mark pins, signals and components correctly. All signals are active-high.
[10] Question 2: Fig. 1 shows a logic function, implemented by NOR gates. Please answer the following X1 X2 De X3 Fig. 1: Logic function. questions: 1) What is the logic function of the output in the form of product-of-sum? 2) Based on the derived logic function, please sketch transistor level compound gates. Assume both truth and complementary inputs are provided. 3) In many cases, more than 3 inputs may be required to carry out a logic function, e.g. 3-input...
10. (10 points) Determine the Pass Transistor Logic input assignments that realize the Boolean Coincidence function Y = A OB = AB + AB. | А в Y] O 01 0 1 0 1 00 1 11
K-Maps and Logic circuits Name: Dig Sys and Micro EEET-247 Homework#2 1) Given the function F1 - ABCD ABCD ABCD ABCD a) Create the K-map and reduce into simplest form. Draw the logic circuit b) 2) Given the following truth table: a) b) Create the K-map and reduce into simplest form. Draw the logic circuit. o lo lo lo lo 0 01 01 0 01 10 0 1 0 0 1 0 1 1 01 1 00 0 1 0...
Build the truth table for half-adder and show one implementation using gates. Build a NOT gate from NOR gate. Build a NOT gate from NAND gate. Algebraic equation for XOR gate is A B bar + A bar B. Show that the algebraic equation for XNOR gate AB + A bar B bar. Draw a circuit for a 2-to-4 line decoder. 2-to-1 line multiplexer equation is given by Y = S bar I_0 + SI_1 Show an implementation of this...