Homework Answers
Add Answer to:
Consider a read only memory (ROM) with the following specifications: • 256 words • 8 bits...
a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...
a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...
Memory Sizing NOTE: K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte...
Memory Sizing NOTE: K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte (KB) is therefore 8 x 1024 = 8192 bits. a) A 32 KB (kilobytes) memory has a 16 bit wordsize. How many words total can be stored in this memory? _________words b) A 256 KB memory has a 32 bit wordsize. How many bits are required to address this memory? _________ bits c) A computer memory has a 128 bit wordsize. It is made up...
4. If the memory bus has 24 bits, and there are 8 words in a block...
4. If the memory bus has 24 bits, and there are 8 words in a block in RAM, To design a 4 set-associative cache with 8K sets in cache, answer the following questions: (a). RAM size (b). How many blocks in RAM? (c). How many bits are w? (d). How many bits are d? (e). How many bits are s? (f). cache size in words? (g). How many lines in cache? (h). If we increase the cache size to 32K...
7. Memory. A ROM chip with a size of 8 words by 4 bits is shown...
7. Memory. A ROM chip with a size of 8 words by 4 bits is shown in the figure below. Please use this ROM chip, implement the following four logic functions by using the dot-notation. You can mark a dot to indicate that particular cell stores a value of 1. Note: in the following figure, A is the least significant bit of the address input. (10 points) F1= ABC +A C F2= ABC +BC F3= AC + B F4- ABC...
Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many...
Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many address lines are needed to select one of the memory chips? Suppose a system has a byte-addressable memory size of 4GB. How many bits are required for each address? Suppose that a system uses 16-bit memory words and its memory built from 32 1Mx 8 RAM chips. How large, in words, is the memory on this system? Suppose that a system uses...
Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle...
Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line. (a) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the...
8. Flash memory has some of the properties of ROM (it retains its contents with the...
8. Flash memory has some of the properties of ROM (it retains its contents with the power off), and some of the properties of RAM (you can read or write to it). However, most types of FLASH memory are slower when writing than when reading. Briefly explain why. Hint: The answer may not be in the course slides, do some research. Please write proper English sentences. [3 marks] Click here to enter text.
A digital computer has a memory unit with 24 bits per word.
A digital computer has a memory unit with 24 bits per word. the instructions set consists of 150 different operations. all instructions have an operation codepart(opcode) and an address part (allowing for only one address) Each instruction is stored in one word of memory.a. how many bits are needed for the opcodeb. how many bits are left for the address part of the instruction.c. What is the maximum allowable size of memory.d. what is the largest unsigned binary number that...
Write a behavioral code in Verilog to implement a RAM of 256 words with each word...
Write a behavioral code in Verilog to implement a RAM of 256 words with each word having 8 bits. RAM must have Enable, Read/Write pins and will have address bus, data bus (for both input and output). Write a testbench and demonstrate the working of all its read/write operations.
A digital computer has a memory unit with 24 bits per word. The instruction set consists...
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 199 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. [] How many bits are needed for the opcode? How many bits are left for the address part of the instruction? What is the maximum allowable size for memory? What is the largest signed...
7. Memory. A ROM chip with a size of 8 words by 4 bits is shown in the figure below. Please use this ROM chip, implement the following four logic functions by using the dot-notation. You can mark a dot to indicate that particular cell stores a value of 1. Note: in the following figure, A is the least significant bit of the address input. (10 points) F1= ABC +A C F2= ABC +BC F3= AC + B F4- ABC...
Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many address lines are needed to select one of the memory chips? Suppose a system has a byte-addressable memory size of 4GB. How many bits are required for each address? Suppose that a system uses 16-bit memory words and its memory built from 32 1Mx 8 RAM chips. How large, in words, is the memory on this system? Suppose that a system uses...
8. Flash memory has some of the properties of ROM (it retains its contents with the power off), and some of the properties of RAM (you can read or write to it). However, most types of FLASH memory are slower when writing than when reading. Briefly explain why. Hint: The answer may not be in the course slides, do some research. Please write proper English sentences. [3 marks] Click here to enter text.
Most questions answered within 3 hours.
-
Enter your answer in the provided box. Lead(II) nitrate is added
slowly to a solution that...
asked 19 seconds from now -
Knowing that firms change with the implementation of new IT
applications, discuss why organizations sometimes resist...
asked 4 minutes ago -
How has the genetic composition of the novel 2019 coronavirus or
covid virus evolved as it...
asked 8 minutes ago -
*Brief discuss the Business model of shoppers drug mart, business
nature, the services, the target market,...
asked 12 minutes ago -
a compound containing only C, H, and O, was extracted
from the bark of the sassafrass...
asked 18 minutes ago -
According to the Synthetic Theory of Evolution, variation is
generated randomly by mutation, and sorted non-randomly...
asked 23 minutes ago -
You have a D battery. If you are drawing 2 amperes using your
single D battery,...
asked 22 minutes ago -
Which sugars would you most likely find in a cell that is dead
at maturity?
asked 25 minutes ago -
1.Design a Schmidt Trigger circuit using the LM311N comparator
IC that will illuminate an LED (your...
asked 40 minutes ago -
1.) As the average hourly wage increases from
$22 per hour to $28 per hour, the...
asked 46 minutes ago -
One tablet of Tums contains 350.0 mg of CaCo3. If 4 tablets of
Tums is added...
asked 54 minutes ago -
Jason Allen is saving for an Australian vacation in three years.
He estimates that he will...
asked 1 hour ago