Problem 3 (20 points) Implement the decoding of binary state 3 and 5 of a 3-bit...

Question

Question

Problem 3 (20 points) Implement the decoding of binary state 3 and 5 of a 3-bit synchronous counter. Show the entire counter

Answer 1

Answer #1

Let Q2Q1Q0 be the output of 3-bit binary counter.

then for state 3 (count 3) Q2Q1Q0= 011 => (~Q2)(Q1)(Q0)

and for state 5 (count 5) Q2Q1Q0= 101 => (Q2)(~Q1)(Q0)

then decoding circuit will be as follows:

HIGH EF FF1 FF2 LSB MSB Ja Qo Q. > JK >c JK >C JK K K Ka PIT DI CLK 3 5

and timing diagram for entire 3 bit synchronous counter along with outputs of decoding gates will be as follows:

CLK 1 2 3 4 5 6 7 8 - - Q - Decoupled outputs 3

Answer 2

Similar Homework Help Questions

Problem 8 (Lab, 20 points) (1) Write a VHDL module implementing a synchronous 16-bit counter. A...

Problem 8 (Lab, 20 points) (1) Write a VHDL module implementing a synchronous 16-bit counter. A "reset signal resets the counter to 0. An "en" signal enables the counter modification. An "up signal indicates whether the counter must be incremented (1)/decremented (0). (2) The output of the module is the value of the signal, represented as 16 bits wide. Using output timing diagram to verify your coding results.
Design a 5-bit binary counter using JK flip flops. Draw the flip-flop circuit diagram, the state...

Design a 5-bit binary counter using JK flip flops. Draw the flip-flop circuit diagram, the state graph, the timing diagram, the truth table (with clk pulse) and the state table (with present and next states).
a) (5 marks) Explain the difference between a latch, a gated latch and a flip flop....

a) (5 marks) Explain the difference between a latch, a gated latch and a flip flop. b) (5 marks) A gated SR latch has the following schematic diagram CLK a) Draw a timing diagram showing the Q and Q outputs for the following sequence of inputs: CLK R Assume that the initial state of the outputs is Q 0 and Q 1 c) (5 marks) Draw a schematic diagram for a rising edge-triggered master-slave D flip- flop built using two...

1. Draw the state diagram and state table for a 2-bit binary counter. (20%)

1. Draw the state diagram and state table for a 2-bit binary counter. (20%)
Consider the following circuit which contains 2 Mux 8x1, one 3-bit binary count-up counter, and some...

Consider the following circuit which contains 2 Mux 8x1, one 3-bit binary count-up counter, and some logic gates along with the timing diagram of 5 output lines L1 to L5. (Fig. 18) which of the timing lines (L1 to L5) can represent the F4 function based on MUX inputs. . 1 0 1 1 0 0 + F1 MUX 3x8 clk 1 . . 1 1 L1 CLK Binary Counter L2 L3 0 1 1 L4 13 MUX 3x8 4...
Problem 3 [10 points a) (5 points) Construct a circuit that takes as input a 3-bit number X-XXXo ...

part c Problem 3 [10 points a) (5 points) Construct a circuit that takes as input a 3-bit number X-XXXo and increments it by one. L.e. if the input is 101 the output should be 110. Use only half adders. b) Construct a circuit that takes as input a 3-bit number X-XXxo and decrements it by one 1. (5 points) Show the truth table of the circuit. Then use a decoder and additional gates to implement it. So Ys Y2...

ECEN3233 Digital Logic Design Name 3. Use a synchronous 4-bit binary up counter (with load and...

ECEN3233 Digital Logic Design Name 3. Use a synchronous 4-bit binary up counter (with load and enable) to design a modulo-8 counter (also called offset counter) that begins with 0100, which means the counting sequence is: 0100-0101-0110->0111->1000->1001->1010->1011->0100-0101... Please complete your design using the figure on the next page. Use some logic gates if you need. (10 points) Enable Load Clock
Problem 4 [40 Points]: Finite State Machines Show the FSM diagram of a 3-bit up/down counter...

Problem 4 [40 Points]: Finite State Machines Show the FSM diagram of a 3-bit up/down counter that counts through the sequence 0, 1, 2, 3, 4, 5, 6, 7, 0, 1,2, The counter has two input signals a co up and a count down. Thus, the counter can with a change of input count 5, 4, 3,
Design a combinational circuit that accepts a 2-bit number and generates a 4-bit binary number output...

Design a combinational circuit that accepts a 2-bit number and generates a 4-bit binary number output equal to the square of the input number. Use Decoder and any other external gates as necessary to implement your design. Draw the logic diagram and clearly label all input and output lines.

2. (20 points) Instead of using a Moore machine to implement the sequence detector in problem...

2. (20 points) Instead of using a Moore machine to implement the sequence detector in problem 1, derive a state diagram for a Mealy machine that will perform this operation. 1. (20 points) For this problem, we want to design a circuit that checks for the input sequence 00101. Your circuit will have a one-bit input W and a one-bit output Z where Z-1 if the last five values of W observed on each positive edge of the clock are...