Question

a. A digital computer has a common bus system for 16 registers of 8 bits each. The bus is constructed with multiplexer. How m

2 2
Add a comment Improve this question Transcribed image text
Answer #1

GIVEN: A common bus for 16 registers of 8 bits each constructed with multiplexer.

a) Number of selection inputs in each multiplexer:

Number of registers = 2n , where n= number of selection input lines

Here, number of registers = 16 = 24

Therefore, n = 4

    Number of selection inputs in each multiplexer = 4

b) Size of multiplexer:

    Size of multiplexers = Number of registers X 1

    Here, Number of registers = 16

Therefore, Size of multiplexers = 16 X 1

c) Number of multiplexers in the bus:

    Number of multiplexers = Number of bits in each register

    Here, Number of bits in each register = 8

    Therefore, Number of multiplexers in the bus = 8

e) Advantages of multiplexer:

  • Multiple circuits combinations can be implemented using multiplexer.
  • It simplifies the logic design of the circuit.
  • The circuit with multiplexers is less complex and the transmission cost is economical.
  • No K-maps or simplification is needed in such logic designs.
Add a comment
Know the answer?
Add Answer to:
a. A digital computer has a common bus system for 16 registers of 8 bits each....
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • CS 304- Quiz 3 (Chapter 4) Time: 45 Minutes (Closed book & notes) Answer all questions clearly Na...

    CS 304- Quiz 3 (Chapter 4) Time: 45 Minutes (Closed book & notes) Answer all questions clearly Name: The following transfer statements related to a memory. Explain the memory operation in each case. Also, Table 1, provided a snap shot of the memory and R1 0000, R2-0072, R3-0016, R5-4972, and AR-0015, what will be the values of R1, R2, R3, R5, and AR after the execution of each instruction. 1. a. R2 EM[AR] Table 1 - Memory Snapshot Memory Address...

  • 1) We would like to design a bus system for 32 registers of 16 bits each....

    1) We would like to design a bus system for 32 registers of 16 bits each. How many multiplexers are needed for the design? Select one: 5 16 1 4 32 2) The basic computer can be interrupted while another interrupt is being serviced. Select one: True False 3) If the Opcode bits of an instruction is 111, then the basic computer instruction type is either memory-reference or input-output. Select one: True False 4) The content of AC in the...

  • Which BUS defines the size of the processor? a. The system bus. b. The data bus....

    Which BUS defines the size of the processor? a. The system bus. b. The data bus. c. The address bus. d. The control bus. What are the two main parts, the 8086 CPU is divided into? a. Control Unit and Registers. b. ALU and Control Unit. c. Memory and I/O. d. Bus interface unit (BIU) and Execute unit (EU). Typically, a BUS consists of multiple communication paths or lines. Each line is capable of transmitting a signal representing binary 1...

  • Digital Circuits 1) Draw block diagrams to implement a 4 to 1 with 4 bits multiplexer. The data i...

    Digital Circuits 1) Draw block diagrams to implement a 4 to 1 with 4 bits multiplexer. The data input lines are 4 bits wide. Please decide how many selects do you need. And write the final equation for inputs and output in both your report and block diagram. Do the simulation.

  • A digital computer has a memory unit with 24 bits per word. The instruction set consists...

    A digital computer has a memory unit with 24 bits per word. The instruction set consists of 199 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. [8 marks] How many bits are needed for the opcode? How many bits are left for the address part of the instruction? What is the maximum allowable size for memory? What is the largest...

  • « 3 » Design a system bus for parallel transferring data between 6 registers, each register can storage 4 bits as a wor...

    « 3 » Design a system bus for parallel transferring data between 6 registers, each register can storage 4 bits as a word A) Use MUX method in your design B) Use Tri-State method in your design « 3 » Design a system bus for parallel transferring data between 6 registers, each register can storage 4 bits as a word A) Use MUX method in your design B) Use Tri-State method in your design

  • A digital computer has a memory unit with 24 bits per word.

    A digital computer has a memory unit with 24 bits per word. the instructions set consists of 150 different operations. all instructions have an operation codepart(opcode) and an address part (allowing for only one address) Each instruction is stored in one word of memory.a. how many bits are needed for the opcodeb. how many bits are left for the address part of the instruction.c. What is the maximum allowable size of memory.d. what is the largest unsigned binary number that...

  • Please show working (preferably as a formula) (d) Consider a computer system that has a data bus width of 128 bits and...

    Please show working (preferably as a formula) (d) Consider a computer system that has a data bus width of 128 bits and does not require natural alignment. How many memory reads are point number? 1 or 2 reads are required. to read an IEEE single precision floating (1 mark) required (d) Consider a computer system that has a data bus width of 128 bits and does not require natural alignment. How many memory reads are point number? 1 or 2...

  • 4. If the memory bus has 24 bits, and there are 8 words in a block...

    4. If the memory bus has 24 bits, and there are 8 words in a block in RAM, To design a 4 set-associative cache with 8K sets in cache, answer the following questions: (a). RAM size (b). How many blocks in RAM? (c). How many bits are w? (d). How many bits are d? (e). How many bits are s? (f). cache size in words? (g). How many lines in cache? (h). If we increase the cache size to 32K...

  • A digital computer has a memory unit with 24 bits per word. The instruction set consists...

    A digital computer has a memory unit with 24 bits per word. The instruction set consists of 199 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. [] How many bits are needed for the opcode? How many bits are left for the address part of the instruction? What is the maximum allowable size for memory? What is the largest signed...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT