1)
We would like to design a bus system for 32 registers of 16 bits each. How many multiplexers are needed for the design?
Select one:
5
16
1
4
32
2)
The basic computer can be interrupted while another interrupt is being serviced.
Select one:
True
False
3)
If the Opcode bits of an instruction is 111, then the basic computer instruction type is either memory-reference or input-output.
Select one:
True
False
4)
The content of AC in the basic computer is hexadecimal C244 and the initial value of E is 1. The initial value of the PC is hexadecimal 1AF. Determine the contents of AC, E, PC, AR and IR in hexadecimal after the execution of the INC instruction.
Hint: Consider the size of the register when giving your answer. For example, if the size of a register is 12 bits (= 3 hexadecimal digits), your answer should be 0AA, not 00AA.
AC | |
---|---|
E | |
PC | |
AR | |
IR |
5)
If the Opcode bits of an instruction is 110, then the basic computer instruction type must be memory-reference.
Select one:
True
False
6)
The following figure shows the contents of several memory locations for the basic computer. Determine the efficient address for the instruction at location 14F.
Answer:
7)
If a circular shift right microoperation and later a circular shift left microoperation is applied to an 8-bit register, the register holds its initial value.
Select one:
True
False
8)
An 8-bit register contains the binary value of 11110000. What is the register value after two arithmetic shift rights?
Hint: Write down only the value of the register, not anything else. For example write, 11110000, do not write the answer is 11110000
Answer:
9)
A computer uses a memory unit of size 256K x 24. A binary instruction code is stored in one word of memory. The instruction has 3 parts: an indirect bit, an operation code and an address part. How many bits are there in the operation code?
Hint: Just type in the numerical value of your answer. For example, write 15, do not write 15 bits.
Answer:
10)
We would like to design a bus system for 16 registers of 32 bits each. How many selection inputs do the multiplexers have?
Select one:
1
32
16
5
4
Ans-1 is 16.
Explanation:-
No. of multiplexers = bits of register
= 16
16 multiplexers are needed to design a bus system.
Ans-2:- True
Explanation:-
the basic computer can be interrupted while other interrupr is under serviced because cpu assign the interruption based on interrupt handling if interrupt has high priority then it can interrupt other lower priority interrupt.
Ans-3:- False.
Explanation:-
When the three operation code bits are equal to 111, control unit inspects the bit in position 15. If the bit is 0, the instruction is a register-reference type. Otherwise, the instruction is an input-output type having bit 1 at position 15.
The memory reference type is from 000 to 110.
Ans-5:- True
Explanation:
the opcode instruction are from 000 to 110 for memory reference type.
Ans-7:- True
Explanation:-
Ans-8:- 11111100
Explanation:-
Ans-9:- 5
Explanation:-
Here, indirect bit = 1 bit
Address = 256 * 1024 (bytes)
= 2^8 * 2^10 = 2^18
= 18 bits
Op code = 24 - 18 - 1 = 5
Ans-10:- 4
Explanation:-
2^n = No. of registers,
where, n = selection input of multiplexer.
2^n = 16 = 2^4
So, n = 4.
4 selection input lines should be in each multiplexer.
No of multiplexer = 32
Total selection input lines = 4 * 32 = 128
1) We would like to design a bus system for 32 registers of 16 bits each....
1 to 15 blanks thank you! (1 point) For registers, Integers are encoded in one of two basic types 1. and 2. (1 point) The number 201 as a one byte unsigned integer is represented as in binary and in hexadecimal. (1 point) The 2 methods for representing signed integers are 3. and (5 points) What is the 16 bit representation of -125 in 2's complement notation? 4. (5 points) What is the decimal representation of the signed integer 10000001?...
Question 4: Single Cycle Datapath Control (15 points) We wish to add the hardware support for a special R-type instruction jlr Jump and Link Register) to the single-cycle datapath below. Though this is an R-type instruction, but it is a special one that has the opcode being 000001 (instead of 000000), so the control unit will be able to differentiate this jlr instruction from the other R-type instructions and generate a special set of controls for this instruction. Opcode rs...
Exercise 1 (9 pts) We have seen that ARM has 16*32 bits registers (plus floating point registers) There is also a status register: CPSR. It contains, among other things, the following important status bits N Negative, set when the result of an arithmetic operation is negative (according to the two's complement encoding of the natural numbers . Z- Zero, set when the result of an operation is zero . C Carry, set when an operation results in a carry bit...
20 pts] 2- Consider the internal structure of the pseudo-CPU discussed in class augmented with a single-port register file (i.e., only one register value can be read at a time) containing 32 8-bit registers (RO-R31) and a Stack Pointer (SP). Suppose the pseudo-CPU can be used to implement the AVR instruction ICALL (Indirect Call to Subroutine) with the format shown below: 10001 10101 00001 10011 ICALL pushes the return address onto the stack and jumps to the 16-bit target address...
pls both ans Question 20 5 pts Suppose a computer has 32-bit instructions. The instruction set consists of 64 different operations. All instructions have an opcode and two address fields (allowing for two addresses). The first of these addresses must be a register direct address, and the second must be a memory address. Expanding opcodes are not used. The machine has 16 registers. How many bits can be used for the memory address? Question 21 5 pts Suppose we have...
26. The is a group of bits that tells the computer to perform a specific operation A). program counter B). Opcode C). register D). microoperation 27. A condition called occurs in unsigned binary representation of a number when the result of an arithmetic operation is outside the range of allowable precision for the given number of bits. A). underflow B). 2's complement C). overflow D) bitwise complement 28. An iteration of the fetch-decode-execute cycle includes which of the following events?...
1.Write the "destination" register in the instruction 671A in a string of 4 bits. 2.The instruction 9158 uses two registers as operands, and a third register as a destination for the result. Which registers are used for the operands? 9 and 1 1 and 5 5 and 8 9 and 8 3. Translate the following instruction into English: 54F2 Add the bit patterns in registers F and 2 together as if they were presented in two's complement and leave the...
a. A digital computer has a common bus system for 16 registers of 8 bits each. The bus is constructed with multiplexer. How many selection inputs are there in each multiplexer? (2 Marks) b. What is the size of multiplexer? (2 Marks) How many multiplexers are there in the bus? (2 Marks) d. Illustrate this through block diagram. (11 Marks) What are the advantages of multiplexer? (3 Marks) C. e.
15 The PIC can expand the PortC with external shift registers with 16 bits. 1) True 2) False 16 The PIC has 5 ports all 8-Bits wide capabilities available. 1) True 2) False 17 The PIC has an 8-bit Data bus to make it an 8-bit Processor. 1) True 2) False 18 The PIC make use of VDD and VSS supply voltage. 1) True 2) False
Assembly questions 1. Each of the 8 32-bit general purpose registers in the 80x86 family contains 8 16 bit registers, and 8 8 bit registers. True or false? 2. When we need to see if a math operation resulted in a zero answer, we may use: a. ESP b. keyboard latch c. memory address bus d. EFLAGS 3. The operation: add (radius, eax) ; a. changes the contents of radius. b. changes the contents...