![2. (15 pts) For the following control signals, C2C1 and C5C4 are used to select source register R[0]-R[3], C3 and C6 is used for Din selection. IfCg = 1, MUX 1 output is Din- If C6-1, MUX2 output is Din- CB, C7 are used for the 2 bit binary decoder to select destination register. C11C1nco are used for ALU selection, and the details are listed in the following table Contro0 000 001 011 100 101 110 Si Operation AB A+BA*BA-B AB)(A+B) A*BA/B 1) If C11C10C9CBC7CsC5C43C2C1-11011010001, describe the corresponding 2) 3) 4) 5) register transfer and ALU operation. If C11-10C,CgC7CgC5C4CgC2G= 01100011001, describe the corresponding register transfer and ALU operation. To accomplish R [3] ← R[2]-Din, what control signals should be used? To accomplish R [2] ← R[2]/R[0], what control signals should be used? To accomplish R[0] ← R[2]2 + R [1], how many steps do we need? What are the control signals for each step? 2 bit binary decode Mux215..115..0 Din<15.0> T. Mux1[5..1]<15.0> R[3]15..0> T. R[2]<15..0> R[0]<15.0> A = Mlout<15.0> ALU[31..0]< 15..0> C11 C10 C,](http://img.homeworklib.com/questions/3dbf6790-943c-11eb-9e0f-852fe219f354.png?x-oss-process=image/resize,w_560)
Homework Answers
Request Answer!
We need at least 10 more requests to produce the answer.
0 / 10 have requested this problem solution
The more requests, the faster the answer.
Add Answer to:
2. (15 pts) For the following control signals, C2C1 and C5C4 are used to select source...
Question 5 0.25 pts What is the value of the MemWrite control signal? Question 6 0.25 pts What is the value of the ALUSrc control signal? Add Add Sum--(1 4 Shift left 1 Branch MemRead Instruction [6-...
Question 5 0.25 pts What is the value of the MemWrite control signal? Question 6 0.25 pts What is the value of the ALUSrc control signal? Add Add Sum--(1 4 Shift left 1 Branch MemRead Instruction [6-0] ControMemtoReg MemWrite ALUSrc RegWrite Instruction [19-15]Read Read register 1 Read Read data! PCaddress Instruction [24-20] Zero ALU ALU result register 2 Instruction 31-0 Instruction [11-7 Read1 Address data | Write Read register daiaALU | M Instruction memory Write data Registers Write Data data...
Assume that ‘slt $1, $2, $3’ is executed with the implementation in the picture. Identify the value of the 9-bit control...
Assume that ‘slt $1, $2, $3’ is executed with the implementation
in the picture. Identify the value of the 9-bit control
signals.
Add u X ALU result 4 Add Shift left 2 RegDst Branch MemRead MemtoReg Control ALUOP Instruction [31-26 MemWrite ALUSRC RegWrite Instruction [25-21] Read register 1 Read Read PC address Instruction [20-16] data 1 Read Zero register 2 Instruction ALU ALU 31-0] Instruction memory Read data M Read Address Write result u M Instruction [15-11] register data 2...
Question 4: Single Cycle Datapath Control (15 points) We wish to add the hardware support for...
Question 4: Single Cycle Datapath Control (15 points) We wish to add the hardware support for a special R-type instruction jlr Jump and Link Register) to the single-cycle datapath below. Though this is an R-type instruction, but it is a special one that has the opcode being 000001 (instead of 000000), so the control unit will be able to differentiate this jlr instruction from the other R-type instructions and generate a special set of controls for this instruction. Opcode rs...
Using Structural Modeling in VHDL write the code for: An Arithmetic Logic Unit (ALU) shown in...
Using Structural Modeling in VHDL write the
code for:
An Arithmetic Logic Unit (ALU) shown in the
figure below. A (16-bit), B
(16-bit), Opcode (3-bit), and
Mode (1-bit) are the inputs; and
ALUOut (16-bit) and Cout (1-bit) are the outputs
of the design. A and B hold the values of the operands. Mode and
Opcode together indicate the type of the operation performed by
ALU.
The ALU components ARE:
-Arithmetic Unit that consists of one 16-bit
adder, 16-bit subtractor, 16-bit...
Modify the circuit to support a MFCC instruction. MFCC Rd instruction: Move From Condition Codes MFCC copies into the fo...
Modify the circuit to support a MFCC
instruction.
MFCC Rd instruction: Move From Condition Codes
MFCC copies into the four rightmost bits of Rd the values of the
ALU signals Carry (C), Overflow (O), Zero (Z) and Negative (N) as
they were set by the previous R- type instruction. The remaining 28
bits of Rd are set to zero.
Describe the changes and additions needed for the
single-cycle MIPS processor datapath and control to support this
instruction.
Hints:
1) MFCC...
4. Consider the following instruction (add immediate addi): Instruction: ADDI Rd, Rs, 20 Interpretation: Reg[Rd] = Reg[Rs] + imediate I-type format:1 001000 I Rs I Rd 1 imediateI (a) What are th...
4. Consider the following instruction (add immediate addi): Instruction: ADDI Rd, Rs, 20 Interpretation: Reg[Rd] = Reg[Rs] + imediate I-type format:1 001000 I Rs I Rd 1 imediateI (a) What are the values of control signals generated by the ALU control unit in for the above instruction? (b) What are the values of the signals at the output of the Control unif? (e) Show the flow of instruction execution in the figure below by identifying each component used and the...
PCSrc Add ALU Add result Shift left 2 Read register 1Read Read register 2 Write register Write da...
PCSrc Add ALU Add result Shift left 2 Read register 1Read Read register 2 Write register Write data RegWrite Read ALU operation MemWrite data 1 MemtoReg Zero ALU ALUAddresS data Instruction Registers Read Read Instruction MI IMI memory WriteData data memory 16 Sign- MemRead extend 3, (4 points) For question#2, in the datapath as shown in Fig. 1, assume that one of the following control signals has a stuch-at-0 fault, meaning that the signal is always 0, regardless of its...
Exercise 12: An ASK system employs the following signals in the presence of Additive white noise with a PSD of n/2, t)A c 2f t) for binary 1 So(t)-BA cos(2πfet), for binary 0 where 0< B<1. Deri...
Exercise 12: An ASK system employs the following signals in the presence of Additive white noise with a PSD of n/2, t)A c 2f t) for binary 1 So(t)-BA cos(2πfet), for binary 0 where 0< B<1. Derive the probability of error Pe assuming that the binary signals for 1 and 0 occur with equal probability. Hint: Find the average energy per bit Eb
Exercise 12: An ASK system employs the following signals in the presence of Additive white noise with...
For the following ALU circuit, what is the value of SiSCin as input control signals for...
For the following ALU circuit, what is the value of SiSCin as input control signals for the A+B operation? (Fig. 05) Si So Cing 1-0 1 0 AO Bo FO 1 MUX 2 +x1 со FA DO C1 Bo- 0 3 10 1 0 41 B- B1- 1 MUX 2 4x1 F1 ci FA DI 13 3 42 10 1 0 B-1 MUX B2 2 4x1 F2 C2 FA D2 C3 03 43 C3 1 0 10 B. 1 MIUX...
Thank you Please show all work Thanks 76.) [ 10 pts ] Consider the two S-boxes...
Thank you Please show all work Thanks 76.) [ 10 pts ] Consider the two S-boxes S1 and S2 of DES shown. Three hex digits (12 bits) are provided to these two S boxes. The higher order six bits are fed to S1 and the lower order six bits are fed to S2. For the six bits input to S1, the first and last bits are used to select the row, and the middle four bits are used to select...
Question 5 0.25 pts What is the value of the MemWrite control signal? Question 6 0.25 pts What is the value of the ALUSrc control signal? Add Add Sum--(1 4 Shift left 1 Branch MemRead Instruction [6-0] ControMemtoReg MemWrite ALUSrc RegWrite Instruction [19-15]Read Read register 1 Read Read data! PCaddress Instruction [24-20] Zero ALU ALU result register 2 Instruction 31-0 Instruction [11-7 Read1 Address data | Write Read register daiaALU | M Instruction memory Write data Registers Write Data data...
Assume that ‘slt $1, $2, $3’ is executed with the implementation
in the picture. Identify the value of the 9-bit control
signals.
Add u X ALU result 4 Add Shift left 2 RegDst Branch MemRead MemtoReg Control ALUOP Instruction [31-26 MemWrite ALUSRC RegWrite Instruction [25-21] Read register 1 Read Read PC address Instruction [20-16] data 1 Read Zero register 2 Instruction ALU ALU 31-0] Instruction memory Read data M Read Address Write result u M Instruction [15-11] register data 2...
Question 4: Single Cycle Datapath Control (15 points) We wish to add the hardware support for a special R-type instruction jlr Jump and Link Register) to the single-cycle datapath below. Though this is an R-type instruction, but it is a special one that has the opcode being 000001 (instead of 000000), so the control unit will be able to differentiate this jlr instruction from the other R-type instructions and generate a special set of controls for this instruction. Opcode rs...
Using Structural Modeling in VHDL write the
code for:
An Arithmetic Logic Unit (ALU) shown in the
figure below. A (16-bit), B
(16-bit), Opcode (3-bit), and
Mode (1-bit) are the inputs; and
ALUOut (16-bit) and Cout (1-bit) are the outputs
of the design. A and B hold the values of the operands. Mode and
Opcode together indicate the type of the operation performed by
ALU.
The ALU components ARE:
-Arithmetic Unit that consists of one 16-bit
adder, 16-bit subtractor, 16-bit...
Modify the circuit to support a MFCC
instruction.
MFCC Rd instruction: Move From Condition Codes
MFCC copies into the four rightmost bits of Rd the values of the
ALU signals Carry (C), Overflow (O), Zero (Z) and Negative (N) as
they were set by the previous R- type instruction. The remaining 28
bits of Rd are set to zero.
Describe the changes and additions needed for the
single-cycle MIPS processor datapath and control to support this
instruction.
Hints:
1) MFCC...
4. Consider the following instruction (add immediate addi): Instruction: ADDI Rd, Rs, 20 Interpretation: Reg[Rd] = Reg[Rs] + imediate I-type format:1 001000 I Rs I Rd 1 imediateI (a) What are the values of control signals generated by the ALU control unit in for the above instruction? (b) What are the values of the signals at the output of the Control unif? (e) Show the flow of instruction execution in the figure below by identifying each component used and the...
PCSrc Add ALU Add result Shift left 2 Read register 1Read Read register 2 Write register Write data RegWrite Read ALU operation MemWrite data 1 MemtoReg Zero ALU ALUAddresS data Instruction Registers Read Read Instruction MI IMI memory WriteData data memory 16 Sign- MemRead extend 3, (4 points) For question#2, in the datapath as shown in Fig. 1, assume that one of the following control signals has a stuch-at-0 fault, meaning that the signal is always 0, regardless of its...
Exercise 12: An ASK system employs the following signals in the presence of Additive white noise with a PSD of n/2, t)A c 2f t) for binary 1 So(t)-BA cos(2πfet), for binary 0 where 0< B<1. Derive the probability of error Pe assuming that the binary signals for 1 and 0 occur with equal probability. Hint: Find the average energy per bit Eb
Exercise 12: An ASK system employs the following signals in the presence of Additive white noise with...
For the following ALU circuit, what is the value of SiSCin as input control signals for the A+B operation? (Fig. 05) Si So Cing 1-0 1 0 AO Bo FO 1 MUX 2 +x1 со FA DO C1 Bo- 0 3 10 1 0 41 B- B1- 1 MUX 2 4x1 F1 ci FA DI 13 3 42 10 1 0 B-1 MUX B2 2 4x1 F2 C2 FA D2 C3 03 43 C3 1 0 10 B. 1 MIUX...
Most questions answered within 3 hours.
-
Planets X, Y, and Z have circular orbits around a Star, which is
similar to our...
asked 6 minutes ago -
Use case analysis is used to ____
a) communicate system requirements
b) implement the system
c)...
asked 4 minutes ago -
What is the equilibrium constant for the reaction below, given
the listed concentrations at equilibrium? Report...
asked 7 minutes ago -
The following account appears in the ledger prior to recognizing
the jobs completed in August:
Work...
asked 8 minutes ago -
Air contained in a piston-cylinder undergoes two processes in
series. In the first the air expands...
asked 13 minutes ago -
Propose a circuit that has an effective resistance of 6666ohms.
Include drawing.
asked 22 minutes ago -
Starting with a given fatty acid: C22:6 w-3 go through the
process of beta oxidation. begin...
asked 22 minutes ago -
The membrane filter technique was used to test a polluted water
for the coliform group. Three...
asked 29 minutes ago -
I have a node.h and node.cpp file. The goal is to combine the
code using a...
asked 28 minutes ago -
1a
Your cell suspension is 6.3 x 10^8 cells /mL. Explain how to
prepare a tube...
asked 35 minutes ago -
A
total of 120 different numbers formed by multiplying some or all of
numbers 2, 3,...
asked 58 minutes ago -
On your wedding day you leave for the church 28.0 minutes before
the ceremony is to...
asked 1 hour ago