Question

write c++ code

Task 1. In digital electronics and modern computer hardware, a flip-flop is a sequential digital circuit used as a basic memory element. It has two stable states and can be used to store state information. One of its states represents ‘1’ while the other represents ‘0’.  The most common types of flip-flops are SR-flip-flop, JK-flip-flop, and D flip-flop. When used in a finite-state machine, the output and next state depend not only on its current input but also on its current state (and hence, previous inputs).


 

 

 

 

D-flipflop.png 

 

 

Stage 2


 

 

 

 

 

Figure 1 D-Flip-flop with clock pulse (CP)

Figure 1 shows a D flip-flop with clock pulse (CP). D is directly passed from stage1 to stage 2 through the NAND gate and passed as inverted through gate 5 and gate 4. The input D is always sampled when the system CP is 1.

Considering the memory element in Figure 1, perform the following tasks:


  design FSM for 8-bit shift register and simulate it using C++, which can multiply or divide the 8-bit number by 4.  


0 0
Add a comment Improve this question Transcribed image text
Request Professional Answer

Request Answer!

We need at least 9 more requests to produce the answer.

1 / 10 have requested this problem solution

The more requests, the faster the answer.

Request! (Login Required)


All students who have requested the answer will be notified once they are available.
Know the answer?
Add Answer to:
write c++ code
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Similar Homework Help Questions
  • task 1: In digital electronics and modern computer hardware, a flip-flop is sequential digital circuit used...

    task 1: In digital electronics and modern computer hardware, a flip-flop is sequential digital circuit used as a basic memory element. It has two stable states and can be used to store state information. One of its states represents '1' while the other represents '0'. The most common types of flip-flops are SR-flip-flop, JK-flip-flop, and D flip-flop. When used in a finite-state machine, the output and next state depend not only on its current input, but also on its current...

  • Done 01. When an inverter is placed between both inputs of an SR. flip-lop, the resulting flip-fo...

    digital system solve Q3andQ4 Done 01. When an inverter is placed between both inputs of an SR. flip-lop, the resulting flip-fop is a (a) JK flip-flop (b) T flip-lop (c) Master Slave JK flip-flop (d) D flip-flop 02. A D flip-flop utilizing a Positive-Giate-Triggered (PGT) Clock is in the CLEAR" stae Which of the following input actions will cause it to change states? NGT stands for Negative-Gate-Triggered (a) CLOCK-NGT, D-O (b) CLOCK-PGT, D- (c) CLOCK- NGT: D- (d) CLOCK- PGT,...

  • hi i need answers for nos. 18-28. 1. In a counter, a flip-flop output 10. A...

    hi i need answers for nos. 18-28. 1. In a counter, a flip-flop output 10. A is a group of flip-flops, each one of which transition serves as a source for triggering other flip-flops, not by the common clock pulses. shares a common clock and is capable of storing one bit of information. A) RAM B) latch A ripple Cring (rather than signal transitions) are referred to as B synchronous D binary C) counter D) register 11. The Characteristic Equation...

  • What is the term for a set of flip-flops and the gates that implement their state...

    What is the term for a set of flip-flops and the gates that implement their state transitions? 1. (a) Full Adder 2. (b) Moore machine 3. (c) Register 4. (d) Decoder 5. (e) None of (a) through (d) is the correct answer. A D flip-flop has a D latch and a SR latch. The D latch is connected directly to the clock (no inverter). This type of flip-flop will be able to change state when the clock is 1. (a)...

  • D Flip-Flops Include the symbol and characteristic table of a 1-bit rising edge D flip-flop Write...

    D Flip-Flops Include the symbol and characteristic table of a 1-bit rising edge D flip-flop Write a Verilog module called dflipflop to implement a simple one-bit D flip Flop with input of data and clock and 1-bit output data

  • A. Design a circuit using D flip-flops that will generate the sequence 0, 0, 1, 0,...

    A. Design a circuit using D flip-flops that will generate the sequence 0, 0, 1, 0, 1, 1 and repeat. Do this by designing a counter for any sequence of states such that the first flip-flop takes on this sequence. There are many correct answers, but do not duplicate states, because each state can have only one next state. B. A pulse-generating circuit generates eight repetitive pulses as shown in the figure. Implement the pulse-generating circuit using a binary counter...

  • Modify the hours stage of figure 10-18 to keep military time (00-23 hours) SECTION 10-4/DIGITAL CLOCK...

    Modify the hours stage of figure 10-18 to keep military time (00-23 hours) SECTION 10-4/DIGITAL CLOCK PROJECT 763 AMPM tens hrs PM CLRN 74160 units hrs O] QB QC ENT QD ENP RCO units hrs 2] units-hrs[3] CLRN Tens of hours PRN Units of hours CLRN FIGURE 10-18 Detailed circuitry for the HOURS section to count tens of hours. The BCD counter is a 74160, which has two active- HIGH inputs, ENT and ENP, that are ANDed together internally to...

  • Show all steps C- For the following circuit, find the state and the outputs of the...

    Show all steps C- For the following circuit, find the state and the outputs of the flip flops for three clocks. Assume that all flip flops are initially (A = 1, B = 1) and the input x = 0. Clock statc J-K flip flop J-K flip flop state A|A | state BB Initial state Clock Clock Clock

  • Design a data processor, which keeps counting under given conditions. You will use an Algorithmic State...

    Design a data processor, which keeps counting under given conditions. You will use an Algorithmic State Machine (ASM) chart, which will define its digital hardware algorithm. Design a digital system with two flip-flops, E and F, and one 4-bit binary counter, A. The individual flip-flops in A are denoted by A4, A3, A2, and A1, with A4 holding the MSB of the count. A start signal S initiates the system operation by clearing the counter A and flip-flop F. The...

  • Design a 4-bit serial bit sequence detector. The input to your state detector is called DIN...

    Design a 4-bit serial bit sequence detector. The input to your state detector is called DIN and the output is called FOUND. Your detector will assert FOUND anytime there is a 4-bit sequence of "0101". For all other input sequuences the output is not asserted. (a) (b) Provide the state diagram for this FSM. Encode your states using binary encoding. How many D-Flip-Flops does it take to implement the state memory for this FSM? (c) Provide the state transition table...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT