Design a 3-bit counter which has two external bits ‘x’ and ‘y’ and it functions according to the table below
X |
Y |
Function |
0 |
0 |
Forward |
0 |
1 |
Forward Even |
1 |
0 |
Reverse Odd |
1 |
1 |
Reverse |
For the above scenario, design a circuit and implement on proteus using flip flops of your own choice.
Used T flip flop.
Number of flip flop required is proportional to the counter, so number of flip flop=3
Please refer for the below images for detailed answer.
Design a 3-bit counter which has two external bits ‘x’ and ‘y’ and it functions according...
2. Design an even parity detection circuit. A parity bit is an error checking mechanism. Your circuit will count the number of 1's in a stream of bits. If the number of l's is even, the circuit turns on an output called y. Assume a single bit at each cycle - call the input x. Do not use an accumulator or counter. Design the even parity detection circuit using J-K flip-flops. Your answer must include: a. The state diagram. b....
Design a 3 bits binary counter that count up from 000 to 111 and recycles according to the following specification: E is the enable input, if E-0 the counter is disabled and remains in its current state even though clock pulses are applied to the flip-flops. And if E-1 the counter is enabled and count upward with the sequence 000,001,010,011,100,101,110, 111 The second input S is the reset if s-1 the counter is reset to the 000 state, is S-o...
Design a Synchronous 3 bits UP Counter using D type flip flops. 1- Complete table 1, 2- Draw k map 3- Draw the 3 bits up counter circuit using D type flipflop
Up-Down counter with enable using JK flip-flops: Design, construct and test a 2-bit counter that counts up or down. An enable input E determines whether the counter is on or off. If E = 0, the counter is disabled and remains in the present count even though clock pulses are applied to the flip-flops. If E= 1, the counter in enabled and a second input, x, determines the count direction. If x= 1, the circuit counts up with the sequence...
Design a two-bit up/down binary counter using D flip-flops that can count in binary from 0 to 7. When the control input x is 0, the circuit counts down, and when it is 1, the circuit counts up. (a) Obtain the state table of the two-bit counter. (b) Obtain the state diagram (c) Draw the logic diagram of the circuit.
1) Design a synchronous 3-bit binary UP/DOWN counter uses the following counting pattern 10.2.3.7.6.40.1.3...) the counter will count in this pattern indefinitely when the input X is equal to 1. When the input the counter will reverse direction and count in the opposite pattern 0. 4 7310) Complete the state diagram, transition table, New state s and solve for the recitation equations for flipflops that will perform this function. (You do not need to draw the flip-flops Use the state...
all please Design a 3-bit counter that has only one input, w. It counts down 7, 6,5,... 0, 7,.. whenever w-0, and counts up 0,1,2...7,0... when w 1 The output z-1, when the state of the counter is a prime number. Otherwise, z-0 1. List Inputs, Outputs and the count sequence. (5pts) 2. Draw the finite State machine for the counter. (10pts) 3. Draw the state transition table <extra columns for the flip flops values> (20pts) armed resource/content/1/case%20study.template.docx 4. Design...
Design (and then verify your design by simulating it) a two-bit counter that counts up or down. Use an enable input E to determine whether the counter is on or off: if E = 0 the counter is disabled and remains at its present count even if clock pulses are applied. If E = 1, the counter is enabled and a second input, x, determines the direction of the count: if x = 1 the circuit counts upward 00, 01,...
DESIGN SECTION Before the experiment, you are going to design a circuit which has 4 inputs w, x, y, z and an output F. If 4-bits input value is “odd number which is higher than 4”, or “3-bits highest even number” or “4-bits highest even number”, the output function F will be equal to 1. Otherwise F=0. Each students have to design the circuit and have to do following steps own by own. You are going to; a) Fill the...
Q2) 4-bit Synchronous Counter Using Proteus, design Synchronous 4 bit Up binary counter using JK flip flops (Use 74HC76 JK flipflop). The circuit count from 0000 to 1111, etc. Experiment procedure: طريقة اجراء التجربة a) Complete the circuit. You can use external gates based on the following conditions: o Flipflop A switches every clock. o Flipflop B switches when the output of flipflop A=1 o Flipflop C switches when the outputs of A-B=1 o Flipflop D switches when the outputs of A=B=C=1 b) What is the typical feature of...