ZuoTi.Pro
Question

Assume a 16-bit MAR that is organized with 8 bit selector lines for both row and...

Assume a 16-bit MAR that is organized with 8 bit selector lines for both row and columns.   What is the maximum size of the memory unit on this machine?   What are the dimensions of the memory, assuming a square 2D organization?

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

0 0
Add a comment
Know the answer?
Add Answer to:
Assume a 16-bit MAR that is organized with 8 bit selector lines for both row and...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Assuming the square 2D memory organization shown in Figure 5.7 below, what are the dimensions of...

    Assuming the square 2D memory organization shown in Figure 5.7 below, what are the dimensions of a memory containing 64 (26) bytes of storage? How large would the MAR be?   How many bits are sent to the row and column decoders?   How many output lines would these decoders have? FIGURE 5.7 Column Column Column Column 2 (10) Address (00) 0001 0010 0011 Row O (00) 0100 0110 0111 Row 1 (01) Row selection lines 1000 1001 1010 1011 Row 2...

  • A (word, bit, block, byte) or (Sector, cache line, page, row) is the unit of data...

    A (word, bit, block, byte) or (Sector, cache line, page, row) is the unit of data transferred between cache, memory and the processor. A common size for a block is (64, 16, 32, 4k, 512) (bytes, lines, words, bits)

  • 7.3 What is the memory layout of the 16-bit value, 0x7654 in a big-endian 16-bit machine,...

    7.3 What is the memory layout of the 16-bit value, 0x7654 in a big-endian 16-bit machine, and a little-endian 16-bit machine? b. What would the layouts be in 32-bit machines? 7.19 A certain two-way set-associative cache has an access time of 4 ns, compared to a miss time of 60 ns. Without the cache, main memory access time was 50 ns. Running a set of bench-marks with and without the cache indicated a speedup of 90%. What is the approximate...

  • Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the...

    Consider a hypothetical microprocessor generating a 16-bit address (for example, assumethat the program counter and the address registers are 16 bits wide) and havinga 16-bit data bus.a. What is the maximum memory address space that the processor can access directlyif it is connected to a “16-bit memory”?b. What is the maximum memory address space that the processor can access directlyif it is connected to an “8-bit memory”?c. What architectural features will allow this microprocessor to access a separate“I/O space”?d. If...

  • 6.20 Assume that the ASC memory is organized as 8 bit per word. That means each single-address in...

    6.20 Assume that the ASC memory is organized as 8 bit per word. That means each single-address instruction now occupies two words and zero-address instructions occupy one word each. The ASC bus structure remains the same. MBR is now 8 bits long and is connected to the least significant 8 bit of the bus structure. Rewrite the fetch microprogram 6.20 Assume that the ASC memory is organized as 8 bit per word. That means each single-address instruction now occupies two...

  • Suppose that an 8-bit microcontroller has a 16-bit stack pointer and uses a 16-bit register to...

    Suppose that an 8-bit microcontroller has a 16-bit stack pointer and uses a 16-bit register to access the stack from the top. Assume that initially the stack pointer and the 16-bit register contain 20C016 and 020516 respectively. After the PUSH operation 1. What are the contents of the stack pointer? 2. What are the contents of memory locations 20BE16 and 20BF16?

  • Question 10 (10 points) Consider a cache of 8 lines of 16 bytes each. Main memory...

    Question 10 (10 points) Consider a cache of 8 lines of 16 bytes each. Main memory is divided into blocks of 16 bytes each. That is, block 0 has bytes with addresses 0 through 15, and so on. Now consider a program that accesses memory in the following sequence of addresses: Loop three times: 10 through 20; 32 through 52. Once: 20 through 35. Suppose the cache is organized as direct mapped. Memory blocks 0, 8, 16 and so on...

  • Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in...

    Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in the text book is available in a single chip. How many of these chips are needed to implement a 16x12 memory system? What is the total number of D FFs used for this memory system? b) Find the number of cells in a memory chip that has capacity of 32 Kilobits and is organized as 16-bit cells. How many address and data pins does...

  • Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all...

    Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all registers, including PC and SP, being 18 bits long. The smallest addressable unit in memory is an 8-bit byte. A. (4 points) What is the size of HYP18's address space in bytes and KB? How many address lines does HYP18 require? Address space: Bytes Address space: KB (KiloBytes). Address bus lines: B. (6 points) Assume that first quarter of the address space is dedicated...

  • 1. (10 points) Assume 8-bit numbers and express -16 in both forms discussed in class.

    1. (10 points) Assume 8-bit numbers and express -16 in both forms discussed in class.

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT