Assume that the: Clock rate is 2 GHz, L1 access time is 1 cycle, L2 access time is 10 cycles, Memory access time is 100 cycles, L1 hit rate is 60%, L2 hit rate is 70%. What is the average memory access time? (4 marks)
Given clock rate =2 GHz
=2 x 106 Hz
=1/(2 x 106 ) s
=0.5 x 10-6 s
=5 x 10-7s
L1 access time = 1 cycle
=5 x 10-7s
L1 hit rate =60%=0.6
L2 access time = 10 cycles
=10 x 5 x 10-7s
L2 hit rate=70%=0.7
Memory access time=100 cycles
=100 x 5 x 10-7s
average memory access time is given by
=H1*(L1)+(1-H1)(H2)(L1+L2)+(1-H1)(1-H2)MM
where H1=hit rate of L1 cache
L1=L1 cache access time
H2=hit rate of L2 cache
L2= L2 cache access time
MM=main memory access time
So,
=H1*(L1)+(1-H1)(H2)(L1+L2)+(1-H1)(1-H2)MM
=0.6 * (5 x 10-7s)+0.4 * 0.7 * (5 x 10-7s+10 x 5 x 10-7s)+0.4 * 0.3 * ( 100 x 5 x 10-7s)
=3 x 10-7s + 2.8 * ( 55 x 10-7s)+ 1.2 * (500 x10-7s)
=3 x 10-7s + 154 x 10-7s+ 600 x10-7s
=757 x10-7s
=7.57 x10-5s
=7.57x10-2 ms (ans)
Assume that the: Clock rate is 2 GHz, L1 access time is 1 cycle, L2 access...
Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and valid in the cache, it can be found in 1 clock cycle If data is not found in the cache, 80 clock cycles are needed to get it from off- chip memory Designers are trying to improve the average memory access time to...
Base machine has a 2.4GHz clock rate. There is L1 and L2 cache. L1 cache is 256K, direct mapped write through. 90% (read) hit rate without penalty, miss penalty is 4 cycles. (cost of reading L2) All writes take 1 cycle. L2 cache is 2MB, 4 way set associative write back. 95% hit rate, 60 cycle miss penalty (cost of reading memory). 30% of all instructions are reads, 10% writes. All instructions take 1 cycle - except reads which take...
Systems Programming problem: Consider a processor with the following parameters Base CPI (no Memory Stall) Clock rate L1 miss rate L2 Direct Mapped speed L2 Direct Mapped miss rate L2 8-way set associative speed L2 8-way set associative miss rate 1. 1.5 2 GHz 12 cycles 3.5% 28 cycles 1.5% Main Memory Access Time = 50 ns Calculate the CPI with L1 only * Calculate the CPl with L1 and L2 Direct Mapped Calculate the CPI with L1 and L2...
A new smartphone just out on the market has a L1 cache with an access time of 1 cycle, an L2 cache with an access time of 5 cycles and DRAM with access time of 30 cycles. The latest benchmarks indicate that for most applications the L1 hit rate is 80% and L2 hit rate is 95%. Compute the Average Memory Access Time for the memory hierarchy in this device. (More interested in the explanation of how to get the...
4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instructions require memory data access Assume cache access time of I cycle Assume hit rate 0.90 for instructiens, 0.80 for data Assume miss penalty (time to read memory inte cache and from cache to Processor with cache processor) is 10 cycles >Compare execution times of 100-thousand instructions: 4B,...
Miss rate is 3%. An 4. For a given application, 30% of the instructions require memory access instructio L1 miss penalty is 70 clock cycles. Calculate the average memory access time n can be executed in one clock cycle. L1 cache access time is approximately 3 clock cycles while t ro tnctruction renuire 1.2 ms.
Compare two designs of a computing system. (i) 1KB L1 cache with misss-rate of 11% and hit-time of 0.62ns. (ii) 2KB L1 cache with miss-rate of 8% and hit-time of 0.66ns . For both the main memory access takes 80ns. (a) Assuming that the L1 hit-time determines the processor cycle time, what are the clock frequencies of the two designs? (b) Calculate the Average Memory Access Time (AMAT) for the two designs
A computer system has the following memory timing clock cycle (CC) specification: Cache access time 1 CC, Main memory access time 100 CC, and Virtual memory access time 100,000 CC. Find the ratio of Average Memory Access Times (AMAT) of the following two programs and determine which program executes faster: B5. cache miss rate : 25% Main memory miss rate Program B: Cache miss rate 20% Main memory miss rates 10% 5% A computer system has the following memory timing...
2. Cache hierarchy You are building a computer system with in-order execution that runs at 1 GHz and has a CPI of 1, with no memory accesses. The memory system is a split L1 cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each, with a block size of 64 bytes. The memory system is split L1 cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each, with a block...
6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main memory, and a hard drive. Access times of cache memory, main memory, and hard drive are 5 ns, 200 ns, and 1000 ns, respectively. Assume that cache memory is divided into instruction cache and data cache. Assume that data cache has a 90% hit rate. Assume that main memory has a 98% hit rate and hard drive is perfect (it has a 100% hit...