Question

Consider a microprocessor that has a memory read timing as shown in Figure 3.18. After some...

Consider a microprocessor that has a memory read timing as shown in Figure 3.18.
After some analysis, a designer determines that the memory falls short of providing
read data on time by about 180 ns.
a. How many wait states (clock cycles) need to be inserted for proper system opera-
tion if the bus clocking rate is 8 MHz?
b. To enforce the wait states, a Ready status line is employed. Once the processor
has issued a Read command, it must wait until the Ready line is asserted before
attempting to read data. At what time interval must we keep the Ready line low in
order to force the processor to insert the required number of wait states?

0 0
Add a comment Improve this question Transcribed image text
Answer #1

Hi there,
Please find the answer attached as under. Please give a Thumbs UP if you find the answer useful. Have a rocking day Ahead:)

******************************************************************************************************************************
PS: Please do not forget the thumbs up!

Add a comment
Know the answer?
Add Answer to:
Consider a microprocessor that has a memory read timing as shown in Figure 3.18. After some...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT