P4: Design a 1-to-8 demultiplexer using only 1-to-4 demultiplexers. No additional gates can be used.
a 1:8 demux has 3 select lines 1 input line and 8 output lines.
according to the select line value an output line is selected to send the input.
now,
a 4:1 demux has 2 select line and 1 input and 4 output lines.
in order to convert a 1:4 to 1:8.
we will need 2 1:4 demux's
we can connect the las of the select lines to the select line of the 1:4 demux and the MSB can be connected to the enable of the demux.
the first mux will enable at A=0 hence a not gate is used there to connect A to the enable pin.
and second mux will run at A=1 hence a is connected directly to enable of the second.
the diagram for the demux is shown below:
P4: Design a 1-to-8 demultiplexer using only 1-to-4 demultiplexers. No additional gates can be used.
Design 3- to – 8 decoder using logic gates with enabler, AND, NOT, etc..? Design 3- to – 8 decoder using only two 2-to-4 decoders graphical blocks, use enabler input? a) Design a 3-bit ripple-carry adder using AND, OR, NOT, EXOR, etc.; include carry-in (Cin), carry-out (Cout) and overflow input/output signals? Note: Design for 1-bit first, then extrapolate to 4-bit using 1-bit full-adder graphical block. Design a 3-bit ripple-carry subtractor using AND, OR, NOT, EXOR, etc..; include carry-in (Cin), carry-out...
4. Design a four input EXOR gate using 3 X 8 decoders and extra gates.
Use the gated SR latch design with only NAND gates to design a gated SR flip–flop. The stored bit Q can only change on the positive edge (rising edge) of the clock cycle. Draw the circuit using only logic gates and create a symbol for the flip–flop you designed.
Design a circuit that can be built using and, or and invertor gates that will output a High (1) whenever the 4-bit hexadecimal input is an odd number from 0-9 Hint: You need to ask yourself, how many combinations do I have? How many I am using from them? What should you do with the rest? Minimize the design. Then implement it using Vivado
When your design needs a NAND gate, and you only have OR gates and inverters you could use two OR gates connected V Which of the following are real-world considerations in your design, is about the time it takes to travel through a component None of these Static 1 hazard and static O hazards can be fixed in your design by including all corresponding cov When your design requires a multiplexer, you can implement it by using all of these...
Create a minimal design for a 2-to-1 multiplexer using only NAND gates. Assume that no inverted input signals are available. Do not use any other type of gate. If you need to invert a signal, it must be done using a NAND gate.
Design the circuit with a 3-to-8 decoder and external OR gates. 8 Assume we want to implement a function: =Zm(1,2,6,7) (F(X,Y,Z You may label necessary parts of the diagrams with x, X, Y, Y', Z, Z', 1,0, F, etc.. a. Show how to implement the function F using only the decoder below and one additional gate. +5V Q7 EN Q6 Q5 Q4 Q악 Q1 SO
PROBLEM 12 (15 points) Implement NOT, AND, and used. (1) NOT OR gates using NOR gates only. Show your work for deriving the expressions using Boolean algebra. You do not need to specify the Boolean theorems (2) AND (3) OR
Design a four-way, 3-bit multiplexer that use only NOR gates. (5%) 4, Design a four-way, 3-bit multiplexer that use only NOR gates. (5%) 4,
Write out the truth table for an XOR function. Then using only NOR gates design a gating circut to perform the XOR Function. (Hint: The XOR function is just the Not OR function… start by writing out the OR truth table.)