Question

EE40001 1. Stick diagrams are frequently employed to assist in the layouts. The colour coding scheme that is normally used in

EE4000 GIND Fig Q1A GIND Fig Q1B

EE40001 1. Stick diagrams are frequently employed to assist in the layouts. The colour coding scheme that is normally used in such stick diagrams is given in Table Q1. A static CMOS logic gate is to be designed to implement the logic function Flabsd such that of CMOS VLSI (a) Sketch the schematic CMOS circuit that will implement the logic function defined by F using the smallest number of transistors possible (b) From the schematic circuit in part (a), sketch a corresponding stick diagram using the "Mono code" layer representation given in Table Q1. Your answer should clearly label the polysilicon gates with the appropriate input signals (a, b, c and d), along with the power supply (VDD), ground (GND) and output (F) rails. Material Laver Polysilicon Active (nt or p) Metal 1 n-Well boundary Poly /Active contacts Mono code Colour code TZZ Table Q1 (c) Examine the stick diagram layouts given in Fig Q1A and Fig QlB. For each layout, sketch the corresponding schematic CMOS circuit. Hence (or otherwise) determine if the stick diagram represents a functional logic gate and if so determine the logic function that it provides. [10] [QUESTION CONTINUES ON NEXT PAGE] of 8
EE4000 GIND Fig Q1A GIND Fig Q1B
0 0
Add a comment Improve this question Transcribed image text
Answer #1

VOD behween hoVDD a. - ab cdVDD al Сл cl QfNp

Add a comment
Know the answer?
Add Answer to:
EE40001 1. Stick diagrams are frequently employed to assist in the layouts. The colour coding sch...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Fig. 3 as follows is an IC layout of a CMOS implementation of a two-input digital...

    Fig. 3 as follows is an IC layout of a CMOS implementation of a two-input digital logic gate. The truth table of the logic gate is also given. Voo Vini Vina Vout OVOV 3 V OV 3V 3 V Vint Vina out 3V10 V 3V 3V 3V OV GND Fig. 3 (a). How many MOSFETs are there in the IC layout shown above? (2 marks) (b). The given layout is drawn according to the lambda () design rules. If a...

  • A retaining wall is to be constructed in a normally consolidated clayey sand deposit in the...

    A retaining wall is to be constructed in a normally consolidated clayey sand deposit in the figure below. Ground water table is lmbelow the bottom of the excavation. A 20 kN/m2 surcharge pressure is applied over a wide area at the ground surface. Assume the wall moves into the excavation. Consider long-tem analysis (as it is usually the more critical analysis in excavation problems). Ignore capillarity as shown 20 kPa Clayey sand T17 kNm Y-20 kNm 5 m c'-10 kPa...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT