Given the big-endian instruction memory map shown below in (b), and the initial values $t1 0XE7eeeADD, $s5 = 0x80000010 . We execute the following instructions: lw $t1, 12($s5) andi $t1, $t1, 0x3...

Question

Question

Given the big-endian instruction memory map shown below in (b), and the initial values $t1 0XE7eeeADD, $s5 = 0x80000010 . We

engineering Computer-Science

Add a comment Improve this question Transcribed image text

Answer 1

Answer #1

Answer

After lw instruction ,t1 contain initial value 0xE7000ADD
Andi $t1,$t1,0x3E0000A9, this instruction anding immediate value with t1 value

t1= 0xE7000ADD AND 0x3E0000A9,

Binary: 1110 0111 0000 0000 0000 1010 1101 1101 (0xE7000ADD)

0011 1110 0000 0000 0000 0000 1010 1001 (0x3E0000A9)

------------------------------------------------------------------------------------------

0010 0110 0000 0000 0000 0000 1 000 1001 --> 0x26000089

sra $s5,$s5,3, instruction right shift $s5 value 3 times and store into $s5

$s5= 0x00000010>>3

Binary: 0000 0000 0000 0000 0000 0000 0001 0000

After 3 right shift: 0000 0000 0000 0000 0000 0000 0000 0010 --> 0x00000002

Other instructions not changing t1 and s5 values

$t1=0x26000089

$s5=0x00000002

Add a comment

Answer 2

Similar Homework Help Questions

Problem: On an ARM processor using big endian format, given the following memory map and [R1]...

Problem: On an ARM processor using big endian format, given the following memory map and [R1] = 0xA10E0C2D, [R2] = 0x00000060, [R3] = 0x00000002, [R4] = 0x0000000C, predict [R1] and [R2] and draw the updated memory map after an ARM data transfer instruction is executed in EACH case. (hint: (1) in this map, each memory location is a word long and occupies 4 bytes; also you only need to draw the section of the memory including the changed word and...
Problem: On an ARM processor using big endian format, given the following memory map and [R1]...

Problem: On an ARM processor using big endian format, given the following memory map and [R1] = 0xA10E0C2D, [R2] = 0x00000060, [R3] = 0x00000002, [R4] = 0x0000000C, predict [R1] and [R2] and draw the updated memory map after an ARM data transfer instruction is executed in EACH case. (hint: (1) in this map, each memory location is a word long and occupies 4 bytes; also you only need to draw the section of the memory including the changed word and...
Problem: On an ARM processor using big endian format, given the following memory map and [R1]...

Problem: On an ARM processor using big endian format, given the following memory map and [R1] = 0xA10E0C2D, [R2] = 0x00000060, [R3] = 0x00000002, [R4] = 0x0000000C, predict [R1] and [R2] and draw the updated memory map after an ARM data transfer instruction is executed in EACH case. (hint: (1) in this map, each memory location is a word long and occupies 4 bytes; also you only need to draw the section of the memory including the changed word and...

Given following registers and memory addresses contain the following values $t1 = 40 $t2 = 0x10000004...

Given following registers and memory addresses contain the following values $t1 = 40 $t2 = 0x10000004 memory address 0x10000004 = 80 memory address 0x10000008 = 160 After execution of following instruction, fill the values that will be contained by each of the registers and memory address. If value is represented in hex then use the prefix 0x (e.g. 0x10000000) sw $t1, 4($t2) $t1 = $t2 = (0x10000004) = (0x10000008) =
1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between th...

1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between the instructions above by drawing arrows between dependent instructions (only show true/data dependencies). a. Assuming forwarding support, in what cycle would the store instruction write back to memory? Show the cycle by cycle execution of the instructions as they execute in the pipeline. Also, show any stalls...
can you show me how you get each one or fill the table? Given the following memory and register values as shown in Tables 1& 2 below: Determine the values of the A, B, X, Y, CCR & SP regis...

can you show me how you get each one or fill the table? Given the following memory and register values as shown in Tables 1& 2 below: Determine the values of the A, B, X, Y, CCR & SP registers in Table 1 as the program is executed Show new values of memory content in Table 2 if the memory location content is affected. - NOTE: This is a continues program where instruction results affect the instruction that follows Leave...

5 Exercises Now that everything is working you can try the following exercises. To complete them you will need to refer...

5 Exercises Now that everything is working you can try the following exercises. To complete them you will need to refer to the documentation in Appendix A- The MiteASM Assembler and Appendix B - The MiteFPGA Processor. Write an assembly language program for an over counter for a cricket umpire. This should display a count on the 7-segment display. The count should increase by 1 when button 0 is 1. pressed. It should reset to 0 when button 1 is...
There is an example below Now that everything is working you can try the following exercises. To complete them you wi...

There is an example below Now that everything is working you can try the following exercises. To complete them you will need to refer to the documentation in Appendix A The MiteASM Assembler and Appendix B The MiteFPGA Processor. Write an assembly language program for an over counter for a cricket umpire. This should 1. display a count on the 7-segment display. The count should increase by 1 when button 0 is pressed. It should reset to 0 when button...

Given the big-endian instruction memory map shown below in (b), and the initial values $t1 0XE7eeeADD, $s5 = 0x80000010 . We execute the following instructions: lw $t1, 12($s5) andi $t1, $t1, 0x3...

Homework Answers

Add Answer to:
Given the big-endian instruction memory map shown below in (b), and the initial values $t1 0XE7eeeADD, $s5 = 0x80000010 . We execute the following instructions: lw $t1, 12($s5) andi $t1, $t1, 0x3...

Post as a guest

Earn Coins

Problem: On an ARM processor using big endian format, given the following memory map and [R1]...

Problem: On an ARM processor using big endian format, given the following memory map and [R1]...

Problem: On an ARM processor using big endian format, given the following memory map and [R1]...

Given following registers and memory addresses contain the following values $t1 = 40 $t2 = 0x10000004...

1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between th...

can you show me how you get each one or fill the table? Given the following memory and register values as shown in Tables 1& 2 below: Determine the values of the A, B, X, Y, CCR & SP regis...

5 Exercises Now that everything is working you can try the following exercises. To complete them you will need to refer...

There is an example below Now that everything is working you can try the following exercises. To complete them you wi...

Given the big-endian instruction memory map shown below in (b), and the initial values $t1 0XE7eeeADD, $s5 = 0x80000010 . We execute the following instructions: lw $t1, 12($s5) andi $t1, $t1, 0x3...

Homework Answers

Add Answer to: Given the big-endian instruction memory map shown below in (b), and the initial values $t1 0XE7eeeADD, $s5 = 0x80000010 . We execute the following instructions: lw $t1, 12($s5) andi $t1, $t1, 0x3...

Post as a guest

Earn Coins

Add Answer to:
Given the big-endian instruction memory map shown below in (b), and the initial values $t1 0XE7eeeADD, $s5 = 0x80000010 . We execute the following instructions: lw $t1, 12($s5) andi $t1, $t1, 0x3...