Processor 1 is on a 4-stage pipeline on a 12ns clock cycle. Processor 2 is on a 10-stage pipeline on a 4ns clock cycle. Which processor has the better latency? Which processor has better maximum throu...

Question

Question

Processor 1 is on a 4-stage pipeline on a 12ns clock cycle. Processor 2 is on a 10-stage pipeline on a 4ns clock cycle. Which processor has the better latency? Which processor has better maximum throu...

Processor 1 is on a 4-stage pipeline on a 12ns clock cycle. Processor 2 is on a 10-stage pipeline on a 4ns clock cycle.

Which processor has the better latency?

Which processor has better maximum throughput?

Assuming 25% of all instructions on P1 require a 1-cycle stall, what is its throughput?

engineering Computer-Science

Add a comment Improve this question Transcribed image text

Answer 1

Answer #1

mo-of-stages in ;reline x clock time clocklime Cycle e instruchon cpl oken stalls ycle ae venoit stoil cydle f i + skalt Cpl 12ns 12ns 12n5 11ns . Cle ime Lotc - - 48ns <yclelime - 2 LtnS ns . Cjcle time 4ns Lt Pr esohos better laton on afen c) O 25 inskrachons ideal oe in Pifelininj

Add a comment

Answer 2

Similar Homework Help Questions

A non-pipelined processor has a clock rate of 1 GHz and an average instruction takes 9...

A non-pipelined processor has a clock rate of 1 GHz and an average instruction takes 9 cycles to execute. The manufacturer has decided to design a pipelined version of this processor. For this purpose, the instruction cycle has been divided into five stages with the following latencies: Stage 1 – 2.0 ns,Stage 2 – 1.5 ns, Stage 3 – 1.0 ns, Stage 4 – 2.6 ns, Stage 5 – 1.9 ns. Each stage will require an extra 0.4 ns for...
1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between th...

1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between the instructions above by drawing arrows between dependent instructions (only show true/data dependencies). a. Assuming forwarding support, in what cycle would the store instruction write back to memory? Show the cycle by cycle execution of the instructions as they execute in the pipeline. Also, show any stalls...
(C) Assume 500 instructions are executed using a four-stage pipeline. Each stage requires 1 clock cycle...

(C) Assume 500 instructions are executed using a four-stage pipeline. Each stage requires 1 clock cycle and each clock cycle lasts 2 nanoseconds. Andaikan suatu atur cara dengan 500 suruhan dilaksanakan pada talian paip suruhan dengan 4 tahap. Setiap tahap memerlukan 1 kitaran jam yang mengambil masa 2 nanosaat Calculate the speedup ratio. What is the maximum speedup that can be achieved? Kirakan nisbah "speedup". Apakah nilai "speedup" maksimum yang boleh dicapai. 0 4001 2000 cycle total (3/100) e lop...

The latencies of individual stages in five-stage MIPS (Microprocessor without Interlocked Pipeline Stages) Architecture are given...

The latencies of individual stages in five-stage MIPS (Microprocessor without Interlocked Pipeline Stages) Architecture are given below. Instruction Instruction Fetch Register Read Arithmetic Logic Unit (ALU) Memory Access Register Write Latency 200ps 100ps 200ps 300ps 100ps a. (10 pts) What is the clock cycle time in a pipelined and non-pipelined processor? Pipelined version : ______________ Non-pipelined version : ______________ b. The classic five-stage pipeline MIPS architecture is used to execute the code fragments. Assume the followings: Register write is done...
Q.4 [10 points] A processor is designed such that the clock of the processor runs at...

Q.4 [10 points] A processor is designed such that the clock of the processor runs at 2.0 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 8 cycles Arithmetic Instructions 60% 6 cycles Branch instructions 15% 4 cycles (a) (2 points) Calculate the CPI for the above benchmark. (b) (4 points) Suppose the amount of registers are doubled, such that clock cycle time...
4. Suppose the MIPS code below is running on the pipeline processor we introduced in the...

4. Suppose the MIPS code below is running on the pipeline processor we introduced in the course: Original code: Reordered code: 11: Jw $50, $a0(4) 12: sub $s1, $50, $s3 13: add $81, $si, $s2 14: lw $t1, $a0(8) 15: Jw $t2, $a0(12) 16: add $s3, $t1, $t2 a) List all Read-After-Write (RAW) dependencies in the code. Highlight them over the code above. b) Assume there is no forwarding hardware capability available. How many cycles it takes to run the...

c. The classic five-stage pipeline MIPS architecture is used to execute the code fragments. Assume the...

c. The classic five-stage pipeline MIPS architecture is used to execute the code fragments. Assume the followings: Register write is done in the first half of the clock cycle; register read is performed in the second half of the clock cycle, Branches are resolved in the second stage of the pipeline and the architecture does not utilize any branch prediction mechanism Forwarding is fully supported Clock Cycle à 1 2 3 4 5 6 7 8 9 10 11 12...
1. Suppose we have a 5-stage pipeline CPU and run the following instructions: or $tl, $t2, $t3 or...

1. Suppose we have a 5-stage pipeline CPU and run the following instructions: or $tl, $t2, $t3 or $t2, $tl, $t4 or $tl, $tl, $t2 1.1. What dependencies are there in the code? 1.2. Suppose there is no forwarding. What hazard may happen? Draw the pipeline diagram and insert stall (nop) to prevent these hazard. 1.3. If the pipeline has full forwarding. Are there still hazard? If so, draw the pipeline diagram and insert stall (nop) to prevent the hazard....
5. If a processor clock ticks 4 billion times in a second and has a frequency...

5. If a processor clock ticks 4 billion times in a second and has a frequency of 1.5 GHz, with each clock tick, one or more instructions may complete, if a program runs on 3 GHz processor for 7 seconds, how many clock cycles did it run for? (10 points) If a program runs for 2 billion clock cycles on a 1.5 GHz processor, what is the execution time in seconds? (10 points)

Given the following sequence of instructions: lw $s2, 0($s1) //1 lw $s1, 40($s3) //2 sub $s3,...

Given the following sequence of instructions: lw $s2, 0($s1) //1 lw $s1, 40($s3) //2 sub $s3, $s1, $s2 //3 add $s3, $s2, $s2 //4 or $s4, $s3, $zero //5 sw $s3, 50($s1) //6 a. List the read after write (current instruction is reading certain registers which haven’t been written back yet) data dependencies. As an example , 3 on 1 ($s2) shows instruction 3 has data dependency on instruction 1 since it is reading register $s2. b. Assume the 5...

Processor 1 is on a 4-stage pipeline on a 12ns clock cycle. Processor 2 is on a 10-stage pipeline on a 4ns clock cycle. Which processor has the better latency? Which processor has better maximum throu...

Homework Answers

Add Answer to:
Processor 1 is on a 4-stage pipeline on a 12ns clock cycle. Processor 2 is on a 10-stage pipeline on a 4ns clock cycle. Which processor has the better latency? Which processor has better maximum throu...

Post as a guest

Earn Coins

A non-pipelined processor has a clock rate of 1 GHz and an average instruction takes 9...

1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between th...

(C) Assume 500 instructions are executed using a four-stage pipeline. Each stage requires 1 clock cycle...

The latencies of individual stages in five-stage MIPS (Microprocessor without Interlocked Pipeline Stages) Architecture are given...

Q.4 [10 points] A processor is designed such that the clock of the processor runs at...

4. Suppose the MIPS code below is running on the pipeline processor we introduced in the...

c. The classic five-stage pipeline MIPS architecture is used to execute the code fragments. Assume the...

1. Suppose we have a 5-stage pipeline CPU and run the following instructions: or $tl, $t2, $t3 or...

5. If a processor clock ticks 4 billion times in a second and has a frequency...

Given the following sequence of instructions: lw $s2, 0($s1) //1 lw $s1, 40($s3) //2 sub $s3,...

Processor 1 is on a 4-stage pipeline on a 12ns clock cycle. Processor 2 is on a 10-stage pipeline on a 4ns clock cycle. Which processor has the better latency? Which processor has better maximum throu...

Homework Answers

Add Answer to: Processor 1 is on a 4-stage pipeline on a 12ns clock cycle. Processor 2 is on a 10-stage pipeline on a 4ns clock cycle. Which processor has the better latency? Which processor has better maximum throu...

Post as a guest

Earn Coins

Add Answer to:
Processor 1 is on a 4-stage pipeline on a 12ns clock cycle. Processor 2 is on a 10-stage pipeline on a 4ns clock cycle. Which processor has the better latency? Which processor has better maximum throu...