(Random-Access Memories) Consider the memory controller design described in Section 7.6.5....

(Random-Access Memories) Consider the memory controller design described in Section 7.6.5. Show an alternative implementation of the control signals INC_ADR, , and that leads to a different detailed sequencing of the signals that is still logically correct.