Homework Answers
|
INPUTs |
OUTPUTs |
||||
|
A |
B |
C |
D |
X |
Y |
|
0 |
0 |
0 |
0 |
0 |
0 |
|
0 |
0 |
0 |
1 |
0 |
0 |
|
0 |
0 |
1 |
0 |
0 |
1 |
|
0 |
0 |
1 |
1 |
0 |
1 |
|
0 |
1 |
0 |
0 |
0 |
1 |
|
0 |
1 |
0 |
1 |
0 |
1 |
|
0 |
1 |
1 |
0 |
0 |
1 |
|
0 |
1 |
1 |
1 |
0 |
1 |
|
1 |
0 |
0 |
0 |
1 |
0 |
|
1 |
0 |
0 |
1 |
1 |
0 |
|
1 |
0 |
1 |
0 |
1 |
1 |
|
1 |
0 |
1 |
1 |
1 |
1 |
|
1 |
1 |
0 |
0 |
0 |
1 |
|
1 |
1 |
0 |
1 |
0 |
0 |
|
1 |
1 |
1 |
0 |
1 |
1 |
|
1 |
1 |
1 |
1 |
1 |
0 |
///////////////////////////////////////////////////////////////////////////////////////////////////////////////
module design_ (A, B, C, D, X, Y);
input A, B, C, D;
output X, Y;
assign X = A & (~B | C);
assign Y = (~B & C) | (~(A & D) & (B | C));
endmodule
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
module design_testbench ();
reg A, B, C, D;
wire X, Y;
design_ uut (A, B, C, D, X, Y);
initial
begin
{A, B, C, D} <= 4'b0000;
#5;
{A, B, C, D} <= 4'b0001;
#5;
{A, B, C, D} <= 4'b0010;
#5;
{A, B, C, D} <= 4'b0011;
#5;
{A, B, C, D} <= 4'b0100;
#5;
{A, B, C, D} <= 4'b0101;
#5;
{A, B, C, D} <= 4'b0110;
#5;
{A, B, C, D} <= 4'b0111;
#5;
{A, B, C, D} <= 4'b1000;
#5;
{A, B, C, D} <= 4'b1001;
#5;
{A, B, C, D} <= 4'b1010;
#5;
{A, B, C, D} <= 4'b1011;
#5;
{A, B, C, D} <= 4'b1100;
#5;
{A, B, C, D} <= 4'b1101;
#5;
{A, B, C, D} <= 4'b1110;
#5;
{A, B, C, D} <= 4'b1111;
#5;
end
endmodule
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
Develop a Verilog HDL design of the circuit provided in problem #1. Show your HDL code...
Develop a Verilog HDL design of the circuit provided in problem
#1. Show your HDL code as well as the simulation results.
ap Clk Do ap Clk
(a) Write "continuous assign statement" in Verilog HDL for the output Z described by the below...
(a) Write "continuous assign statement" in Verilog HDL for the output Z described by the below bread board setup. [Note that all the gates are NOR gates.) (8 points) V VCC GND GND O O VCC O (b) Write Verilog HDL for circuit in (a) using if-else statements within an always block. (6 points) (c) Write Verilog HDL for circuit in (a) using case statements within an always block. (6 points)
PLEASE WRITE CODE IN VERILOG ONLY NO OTHER HDL LANGUAGE. C3. a) Write a HDL code...
PLEASE WRITE CODE IN VERILOG ONLY NO OTHER HDL LANGUAGE.
C3. a) Write a HDL code for a seven-segment display unit using your preferred HDL program. b) Write a TestBench to verify all functionalities of the designed seven-segment display. Note: You must specify the name of the HDL programming language that you are using.
Write the Verilog HDL textfixture stimulus code for an 4 bit binary full adder
Write the Verilog HDL textfixture stimulus code for an 4 bit binary full adder
Regarding Verilog HDL .... Xilinx recommends control signals in modules be coded so they are active high. Why?
Regarding Verilog HDL .... Xilinx recommends control signals in modules be coded so they are active high. Why?
Please implement the function z(a, b, c) in Verilog HDL. Note: Please write your code in...
Please implement the function z(a, b, c) in Verilog HDL. Note: Please write your code in one module. ? = ? × ? + ?, where ? = ?^3 − ? ? = ???? ( 8/?×? , ?) Hint: output wire z; input wire a, b, c
Regarding Verilog HDL (Xilinx FPGA in this case) ... 3rd party IP provides three files: a netlist; a behavioral wrapper;...
Regarding Verilog HDL (Xilinx FPGA in this case) ... 3rd party IP provides three files: a netlist; a behavioral wrapper; and a file showing the instantiation syntax. What is the purpose of the "behavioral wrapper"?
Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL 1.3-input majority function 2.Condition...
Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL 1.3-input majority function 2.Conditional inverter (see the table below: x - control input, y -data input). Do NOT use XOR gates for the implementation. Output 3. Two-input multiplexer (see the table below: x.y -data inputs, z- control input) Output 4. 1-bit half adder. 5. 1-bit full adder by cascading two half adders 6.1-bit full adder directly (as in...
Regarding Verilog HDL ... You have a timing problem. Looking at the timing report you see that one particular net delay...
Regarding Verilog HDL ... You have a timing problem. Looking at the timing report you see that one particular net delay is considerably larger than the other net delays. However, the fanouts are all roughly the same. What is the most likely problem and how would you solve it?
please all the stips Q1-4-to-1 MUX (Dataflow Modeling) use Veirlog: 1-use verilog HDL 2-Dataflow level Modeling...
please all the stips
Q1-4-to-1 MUX (Dataflow Modeling) use Veirlog: 1-use verilog HDL 2-Dataflow level Modeling 3- Test bench all line in testbench no shortcut use loop for testbench
Develop a Verilog HDL design of the circuit provided in problem
#1. Show your HDL code as well as the simulation results.
ap Clk Do ap Clk
(a) Write "continuous assign statement" in Verilog HDL for the output Z described by the below bread board setup. [Note that all the gates are NOR gates.) (8 points) V VCC GND GND O O VCC O (b) Write Verilog HDL for circuit in (a) using if-else statements within an always block. (6 points) (c) Write Verilog HDL for circuit in (a) using case statements within an always block. (6 points)
PLEASE WRITE CODE IN VERILOG ONLY NO OTHER HDL LANGUAGE.
C3. a) Write a HDL code for a seven-segment display unit using your preferred HDL program. b) Write a TestBench to verify all functionalities of the designed seven-segment display. Note: You must specify the name of the HDL programming language that you are using.
Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL 1.3-input majority function 2.Conditional inverter (see the table below: x - control input, y -data input). Do NOT use XOR gates for the implementation. Output 3. Two-input multiplexer (see the table below: x.y -data inputs, z- control input) Output 4. 1-bit half adder. 5. 1-bit full adder by cascading two half adders 6.1-bit full adder directly (as in...
please all the stips
Q1-4-to-1 MUX (Dataflow Modeling) use Veirlog: 1-use verilog HDL 2-Dataflow level Modeling 3- Test bench all line in testbench no shortcut use loop for testbench
Most questions answered within 3 hours.
-
Suppose that at a large university 30% of students are involved
in intramural sports. If we...
asked 1 minute ago -
Answer items 7 and 8 from the following information:
The mean for VO2max is 50 ml/kg/min...
asked 1 minute ago -
The formation factor of a rock sample is 50. Calculate the
porosity if the sample is;...
asked 3 minutes ago -
If the anion in an insoluble salt is a conjugate base of a weak
acid, will...
asked 8 minutes ago -
2. The East Street Bagel Shop has a weekly demand for 3,500
bagels, which they make...
asked 24 minutes ago -
The purpose of this study was to
assess the vitamin D status of pregnant women residing...
asked 26 minutes ago -
Please answer each question in 150 words, from the eyes of
someone in the hospitality/hotel field...
asked 31 minutes ago -
A simple random sample of 35 colleges and universities in the
United States has a mean...
asked 32 minutes ago -
Calculate the pH of a 0.401 M solution of NH4Br
(Kb of NH3 = 1.8 x...
asked 35 minutes ago -
CODE MUST BE IN C
1. Given an int variable n that has been initialized to...
asked 1 hour ago -
Part 1)
For the reaction:
2H2O(g) ⇌ 2H2(g) +
O2(g)
KC = 2.40 x 10-3 at...
asked 58 minutes ago -
Draw the Lewis structure for the molecule ethyne, C2H2, also
depicted here:
asked 55 minutes ago