SEQUENCE is 101
In Lab Procedure
1. Draw the state diagram of the state machine below and show it to the lab instructor.
2. Fill the state table.
3. Assign State numbers
4. Find simplified Expressions (State Equations) for the flip-flops
5. Draw the circuit diagram using NAND GATES ONLY for the state machine
STATE DIAGRAM::
STATE TABLE::
State Diagram:
State table
Present State | Input | Next State | Flip flop inputs |
Output |
QA | QB | Y | QA+ | QB+ | DA | DB | X | |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 2 |
0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 3 |
1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4 |
1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 5 |
1 | 1 | x | x | x | x | x | x | 6 |
x - don't care
For DA
QA\QB Y | 00 | 01 | 11 | 10 |
0 | 1 | |||
1 | x | x |
Mapping 010 and 110 will give expression
For DB
QA\QB Y | 00 | 01 | 11 | 10 |
0 | 1 | 1 | ||
1 | 1 | x | x |
Mapping 001,011,101 and 111 will give DB = Y
For output
QA\QB Y | 00 | 01 | 11 | 10 |
0 | ||||
1 | 1 | x | x |
Mapping 101 and 111 will give output(X) = QA.Y
State Equations
DB = Y
X = QA.Y
Circuit Diagram
Checking the input sequence
Input | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
State | 0 | 1 | 1 | 2 | 1 | 2 | 1 | 2 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 1 | 2 | 1 | 2 |
Output | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
Input (Cont) |
0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
State | 0 | 1 | 1 | 2 | 1 | 2 | 1 | 2 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 1 | 2 | 1 | 2 |
Output | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
THANK YOU
SEQUENCE is 101 In Lab Procedure 1. Draw the state diagram of the state machine below...
Basically it is asking to draw the state machine using the D-flipflops and the ICs provided. 6.1.4 Simulation Draw the the elevator controller. You must use the ICs listed for this laboratory, i.e., you will need bubble-to-bubble logic to implement the OR functions. Connect the CLK inputs of the flip-flops to a CLOCK signal, and the asynchronous CLR inputs to an active low RESET signal. 25 The sequence of commands to be applied for simulating the elevator controller is (starting...
Can anyone explain how can you get the above logic diagram? I have no clue how the answer is like that. I've been trying to derive the truth table and draw the logic diagram, but it's not the same as the above answer. Exercise 9. Design of Sequential Circuits Design the sequential circuit illustrated by Figure 10. The circuit has an input X and an output Z. The out put Z goes high (1) whenever the target sequence 1-1-1 has...
The state diagram for a sequential circuit in shown below. Input X, Y Output Z 000,D 10/0, 11/0 01/1,11/0 00/0,01/0 01/1,10/1 00/1, 10/0 00/1, 11/1 10/0, 11/1 a) b) c) (4 pts) Find the state table (1 pt) Make a state assignment (3 pts) Find an optimized circuit implementation using SR FFs, NAND gates, and inverters.
ECE 260 HW 7 NAME 1. A sequential circuit has two JK flip-flops A and B, two inputs X and Y, and one output Z. The flip-flop input equations and circuit output equation are: (a) Draw the sequential circuit (b) Derive the state equations for Q and Q (c) Construct the state/output table (d) Draw the state diagram Note, for JK flip-flop: Q1O+KQ Design a sequential circuit with two JK flip-flops A and B and two inputs E and F....
3. A timing diagram below shows a D Flip-flop and the input clock. Show the transition of the output Q at the positive transitions of the clock signal. Q 1 initially. Clk 4. Implement a 2-bit up-counter using D flip-flops. Show the circuit. 5. Implement a 2-bit down-counter using D flip-flops. Show the circuit. Transitions: 11->10->01->00->11->10->...
NAND Problem 3 (30 points) Consider the circuit shown alongside. Notice that there is one A input x and one output. FULL ADDER XOR (a) [5 points] Determine the B Q Cout Clk flip-flop input equations and xin the output z in terms of the present states A, B and input variable x in other words 4-1 compute T, J, K and z. MUX (b) [10 points] Use the above 1 equations to derive the state- 01 table. Assume the...
A combination circuit is specified by the following Boolean functions listed below. h(a, b, c) = b,c' + a'c Implement the circuit with a 3x8 decoder. Provide truth table and drawing the logic/circuit diagram. Use the block diagram for the decoder provided in Figure A4 in supplements. Please label the inputs and outputs clearly. Note: use single 3x8 decoder Question 2 (15 points] A priority encoder is an encoder circuit that includes the Truth Table of a priority function. The...
Its logic design my sequence is 127605 i need help with all this pages please and thank you 27 60 Experiment 4 Six-State Up-Down Counter 1 Objective To become familiar with the design procedures of a counter, which are applicable to the design of other synchronous sequential circuits. 2 Problem description A six-state up-down counter is to be designed. Three flip-flops with outputs Q2,Qi and Qo are required in the design. As shown in Figure 1, the counter is initialized...
ECE 204 Pre-Lab 12 Flip-flops [11 next output for Q when counting up, with QA being least significant bit (LSB) and Qg being most significant bi (MSB) Fill out the truth table below with Q+ being the QQQQ+ 0 0 0 I To implement this using D flip flops, the D input (data) is written to Q when the clock gets to the next cycle, so that means that the D input needs the Q+ during the clock event, or...
Digital Logic Design Need help with homework. Also need to create Logisim circuit with results. Thank you! Your IDs gn project, spring semester Your name 19 Digital Logic Design. Mid-semester desi This is a synchronous counter design. Tables and Karnaugh maps are provided. Do this alone, do not consult with friends except for general structions guidance-I want to see your design. Design, Synchronous counter. (#2 of 3) (repeat). That is QdQcQbQa-0001 (one), 0010 (t Note: Qa is the I.s.b. Design...